MSI 975X PLATINUM User Guide - Page 54
Advanced Chipset Features - ecc
UPC - 816909035759
View all MSI 975X PLATINUM manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 54 highlights
Advanced Chipset Features BIOS Setup System BIOS Cacheable Selecting [Enabled] allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result. Setting options: [Enabled], [Disabled]. Video BIOS Cacheable Selecting [Enabled] allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result. Setting options: [Enabled], [Disabled]. Memory Hole At 15M-16M In order to improve performance, certain space in memory can be reserved for ISA peripherals. This memory must be mapped into the memory space below 16MB. W hen this area is reserved, it cannot be cached. Setting options: [Disabled], [Enabled]. DRAM Data Integrity Mode Set this option according to the type of DRAM installed in your system: error-correcting code (ECC) or parity (default). Setting optoins: [ECC], [Non-ECC]. PEG Force X1 The field enables or disables the PEG (PCI Express Graphic) port function. Setting options: [Enabled], [Disabled]. 3-11