Sony STR DA2400ES Service Manual - Page 95
Sony STR DA2400ES - 7.1 Channel Home Theater AV Receiver Manual
 |
UPC - 027242729872
View all Sony STR DA2400ES manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 95 highlights
STR-DA2400ES/DG920 Pin No. Pin Name I/O AA1 NC - AA2 to AA4 DGND_ADC - AA23 MSTR0_SDA I/O AA24 MSTR0_SCL O AA25 VGA0_SDA - AA26 VGA0_SCL - AB1 A1P I AB2 SV1P - AB3 AGND_ADC - AB4 ADC_1.8V - AB23 IO_3.3V - AB24 IRO - AB25 MSTR2_SDA I/O AB26 MSTR2_SCL O AC1 C1P I AC2 B1P I AC3 AGND_ADC - AC4, AC5 ADC_1.8V - AC6 AGND_ADC - AC7 VOUT2 - AC8 AGND_ADC - AC9 LBADC_3.3V - AC10 LBADC_IN4 - AC11 LBADC_GND - AC12 AVSIN_DATA - AC13 EXTOSD_HS - AC14 IO_3.3V - AC15 OCMADDR18 O AC16 IO_3.3V - AC17 OCMADDR11 O AC18 IO_3.3V - AC19 OCMADDR4 O AC20 IO_3.3V - AC21 OCMDATA13 I/O AC22 IO_3.3V - AC23 OCMDATA6 I/O AC24 OCM_CS2N O AC25 OCN_RE_N O AC26 OCN_WE_N O AD1 AN - AD2 AGND_ADC - AD3 to AD5 ADC1_3.3V - AD6, AD7 ADC2_3.3V - AD8 AGND_ADC - AD9 RESET I AD10 LBADC_IN3 - AD11 LBADC_RETURN - AD12 AVSIN_WORDSEL - AD13 EXTOSD_VS - AD14 AVSOUT_DATA - OCMADDR19, OCMADDR15, AD15 to AD20 OCMADDR12, OCMADDR8, O OCMADDR5, OCMADDR1 AD21 to AD23 OCMDATA14, OCMDATA10, OCMDATA7 I/O AD24 ROM_CS_N O Not used Description Ground terminal Two-way data bus with the EEPROM Serial clock signal output to the EEPROM Not used Not used Video signal (PR/CR) input from the video input selector (for component video signal) Not used Ground terminal Power supply terminal (+1.8V) Power supply terminal (+3.3V) Not used Not used Not used Video signal input (Y) from the video input selector (for component video signal) Video signal (PB/CB) input from the video input selector (for component video signal) Ground terminal Power supply terminal (+1.8V) Ground terminal Not used Ground terminal Power supply terminal (+3.3V) Not used Ground terminal Not used Not used Power supply terminal (+3.3V) Address signal output to the flash memory Power supply terminal (+3.3V) Address signal output to the flash memory Power supply terminal (+3.3V) Address signal output to the flash memory Power supply terminal (+3.3V) Two-way data bus with the flash memory Power supply terminal (+3.3V) Two-way data bus with the flash memory Chip select signal output terminal Not used Read enable signal output to the flash memory Write enable signal output to the flash memory Not used Ground terminal Power supply terminal (+3.3V) Power supply terminal (+3.3V) Ground terminal Reset signal input from the system controller Not used Not used Not used Not used Not used "L": reset Address signal output to the flash memory Two-way data bus with the flash memory Chip enable signal output to the flash memory 95
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63
-
64
-
65
-
66
-
67
-
68
-
69
-
70
-
71
-
72
-
73
-
74
-
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90 -
91 -
92 -
93 -
94 -
95 -
96 -
97 -
98 -
99 -
100 -
101
-
102
-
103
-
104
-
105
-
106
-
107
-
108
-
109
-
110
-
111
-
112
-
113
-
114
-
115
-
116
-
117
-
118
-
119
-
120
-
121
-
122
-
123
-
124
-
125
-
126
-
127
-
128
-
129
-
130
-
131
-
132
-
133
-
134
-
135
-
136
-
137
-
138
-
139
-
140
-
141
-
142
-
143
-
144
 |
 |
