Asus P2L-VM P2L-VM User Manual - Page 47

Data Integrity Mode Non-ECC Not available on 440EX Motherboard

Page 47 highlights

IV. BIOS SOFTWARE Video Memory Cache Mode (UC) USWC (uncacheable, speculative write combining) is a new cache technology for the video memory of the processor. It can greatly improve the display speed by caching the display data. You must leave this on the default setting of UC (uncacheable) if your display card cannot support this feature or else your system may not boot. PCI 2.1 Support (Enabled) This function allows you to Enable or Disable PCI 2.1 features. Leave on Enabled setting for PCI 2.1 compliancy. Memory Hole At 15M-16M (Disabled) Enabling this feature reserves 15MB to 16MB memory address space to ISA expansion cards that specifically require this setting. This makes the memory from 15MB and up unavailable to the system. Expansion cards can only access memory up to 16MB. The default is Disabled. DRAM are xx bits wide (Not available on 440EX Motherboard) If all your DRAM modules have an extra ECC chip (e.g. 9 chips) they are considered 72bits and the following will be displayed: IV. BIOS Chipset Features If your DRAM modules do not have an ECC chip (e.g., 8 chips), they are considered 64bits and the following will be displayed instead: Data Integrity Mode (Non-ECC) (Not available on 440EX Motherboard) Non-ECC has byte-wise write capability but no provision for protecting data integrity in the DRAM array. EC-Only data errors are detected but not corrected. ECC allowas a detection of single-bit and multiple-bit errors and recovery of single-bit errors. (See section III for more information on DRAM memory modules.) ...Onboard FDC Controller (Enabled) When Enabled, this field allows you to connect your floppy disk drives to the onboard floppy disk drive connector instead of a separate controller card. If you want to use a different controller card to connect the floppy disk drives, set this field to Disabled. ASUS P2L-VM/P2E-VM User's Manual 47

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116

ASUS P2L-VM/P2E-VM User’s Manual
47
IV.
BIOS SOFTWARE
IV.
BIOS
Chipset Features
Video Memory Cache Mode (UC)
USWC
(uncacheable, speculative write combining) is a new cache technology for
the video memory of the processor. It can greatly improve the display speed by
caching the display data. You must leave this on the default setting of
UC
(uncacheable) if your display card cannot support this feature or else your system
may not boot.
PCI 2.1 Support (Enabled)
This function allows you to
Enable
or
Disable
PCI 2.1 features. Leave on
Enabled
setting for PCI 2.1 compliancy.
Memory Hole At 15M–16M (Disabled)
Enabling this feature reserves 15MB to 16MB memory address space to ISA expan-
sion cards that specifically require this setting. This makes the memory from 15MB
and up unavailable to the system. Expansion cards can only access memory up to
16MB. The default is
Disabled
.
DRAM are xx bits wide (Not available on 440EX Motherboard)
If all your DRAM modules have an extra ECC chip (e.g. 9 chips) they are consid-
ered 72bits and the following will be displayed:
If your DRAM modules do not have an ECC chip (e.g., 8 chips),
they are consid-
ered 64bits and the following will be displayed instead:
Data Integrity Mode (Non-ECC) (Not available on 440EX Motherboard)
Non-ECC
has byte-wise write capability but no provision for protecting data integ-
rity in the DRAM array.
EC-Only
data errors are detected but not corrected.
ECC
allowas a detection of single-bit and multiple-bit errors and recovery of single-bit
errors. (See section III for more information on DRAM memory modules.)
....................................................................................................................................
Onboard FDC Controller (Enabled)
When
Enabled
, this field allows you to connect your floppy disk drives to the onboard
floppy disk drive connector instead of a separate controller card. If you want to use a
different controller card to connect the floppy disk drives, set this field to
Disabled
.