Gigabyte GA-6UASL1 Manual - Page 42

PCI Configuration

Page 42 highlights

2-2-6 PCI Configuration PERR# Generation When this item is set to enabled, PCI bus system error (SERR) is generated and is routed to NMI. Options available: Enabled/Disabled. Default setting is Enabled. SERR# Generation When this item is set to enabled, PCI bus parity error (PERR) is generated and is routed to NMI. Options available: Enabled/Disabled. Default setting is Enabled. PCI Express Slot 1/2/3/4 I/O ROM When enabled, This setting will initialize the device expansion ROM for the related PCI-E slot. Options available: Enabled/Disabled. Default setting is Enabled. BIOS Setup - 42 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59

BIOS Setup
- 42 -
PERR# Generation
When this item is set to enabled, PCI bus system error (SERR) is generated and is routed to NMI.
Options available: Enabled/Disabled. Default setting is
Enabled
.
SERR# Generation
When this item is set to enabled, PCI bus parity error (PERR) is generated and is routed to NMI.
Options available: Enabled/Disabled. Default setting is
Enabled
.
PCI Express Slot 1/2/3/4 I/O ROM
When enabled, This setting will initialize the device expansion ROM for the related PCI-E slot.
Options available: Enabled/Disabled. Default setting is
Enabled
.
2-2-6
PCI Configuration