Intel SE7221BA1 Product Specification - Page 22

Intel 7221 Chipset - e firmware

Page 22 highlights

Functional Architecture Intel® Entry Server Board SE7221BA1-E TPS 3.3 Intel 7221 Chipset The Intel® 7221 chipset consists of the following devices: • Intel® E7221MC Graphics Memory Controller Hub (GMCH) with Direct Media Interface (DMI) interconnect • Intel® 82801FR I/O Controller Hub (ICH6-R) with DMI interconnect • Firmware Hub (FWH) The GMCH is a centralized controller for the system bus, the memory bus, the PCI Express* Graphics bus, and the DMI interconnect. The ICH6-R is a centralized controller for the board's I/O paths. The FWH provides the nonvolatile storage of the BIOS. 3.3.1 USB Interface The Intel® Entry Server Board SE7221BA1-E supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers. The ICH6-R provides the USB controller for all ports. The port arrangement is as follows: • Four ports are implemented with dual stacked back panel, RJ45 combination connectors. • Four ports are routed to two separate front panel USB connectors. 3.3.2 IDE Support The Intel® Entry Server Board SE7221BA1-E provides five IDE interface connectors: • One parallel ATA IDE connector, which supports two devices. • Four serial ATA IDE connectors. 3.3.2.1 Parallel ATA IDE Interface The ICH6-R's Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The Parallel ATA IDE interface supports the following modes: • Programmed I/O (PIO): processor controls data transfer. • 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec. • Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec. • ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible. • ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH6-R's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec. • The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes. The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS. 12 Revision 1.5

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77

Functional Architecture
Intel® Entry Server Board SE7221BA1-E TPS
12
Revision 1.5
3.3
Intel 7221 Chipset
The Intel® 7221 chipset consists of the following devices:
Intel® E7221MC Graphics Memory Controller Hub (GMCH) with Direct Media Interface
(DMI) interconnect
Intel® 82801FR I/O Controller Hub (ICH6-R) with DMI interconnect
Firmware Hub (FWH)
The GMCH is a centralized controller for the system bus, the memory bus, the PCI Express*
Graphics bus, and the DMI interconnect.
The ICH6-R is a centralized controller for the board’s
I/O paths.
The FWH provides the nonvolatile storage of the BIOS.
3.3.1
USB Interface
The Intel® Entry Server Board SE7221BA1-E supports up to eight USB 2.0 ports, supports
UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers.
The ICH6-R provides the USB controller for all ports.
The port arrangement is as follows:
Four ports are implemented with dual stacked back panel, RJ45 combination
connectors.
Four ports are routed to two separate front panel USB connectors.
3.3.2
IDE Support
The Intel® Entry Server Board SE7221BA1-E provides five IDE interface connectors:
One parallel ATA IDE connector, which supports two devices.
Four serial ATA IDE connectors.
3.3.2.1
Parallel ATA IDE Interface
The ICH6-R’s Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface.
The Parallel ATA IDE interface supports the following modes:
Programmed I/O (PIO):
processor controls data transfer.
8237-style DMA:
DMA offloads the processor, supporting transfer rates of up to 16
MB/sec.
Ultra DMA:
DMA protocol on IDE bus supporting host and target throttling and transfer
rates of up to 33 MB/sec.
ATA-66:
DMA protocol on IDE bus supporting host and target throttling and transfer
rates of up to 66 MB/sec.
ATA-66 protocol is similar to Ultra DMA and is device driver
compatible.
ATA-100:
DMA protocol on IDE bus allows host and target throttling.
The ICH6-R’s
ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer
rates up to 88 MB/sec.
The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives)
and ATA devices using the transfer modes.
The BIOS supports Logical Block
Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes.
The drive reports the transfer rate and translation mode to the BIOS.