Intel SE7221BA1 Product Specification - Page 34

PCI Configuration Space Map, Interrupts

Page 34 highlights

Maps and Interrupts Intel® Entry Server Board SE7221BA1-E TPS DMA Channel Number 6 7 Data Width 16 bits 16 bits 4.4 PCI Configuration Space Map System Resource Open Open Table 8. PCI Configuration Space Map Bus Number (hex) Device Number (hex) Function Number (hex) Description 00 00 00 Memory controller of Intel® SE7221BA1-E component 00 01 00 PCI Express* x16 graphics port 00 1C 00 PCI Express* port 1 (PCI Express* x1 bus connector 1) 00 1C 01 PCI Express* port 2 (Gigabit Ethernet controller bridge) 00 1C 02 PCI Express* port 3 (PCI Express* x1 bus connector 2) (Note 1) 00 1C 03 PCI Express* port 4 (not used) 00 1D 00 USB UHCI controller 1 00 1D 01 USB UHCI controller 2 00 1D 02 USB UHCI controller 3 00 1D 03 USB UHCI controller 4 00 1D 07 EHCI controller 00 1E 00 PCI bridge 00 1F 00 PCI controller 00 1F 01 Parallel ATA IDE controller 00 1F 02 Serial ATA controller 00 1F 03 SMBus controller (Note 2) 00 00 Gigabit Ethernet Controller (Note 2) 00 00 PCI Conventional bus connector 1 (Note 2) 01 00 PCI Conventional bus connector 2 (Note 2) 02 00 PCI Conventional bus connector 3 (Note 2) 03 00 PCI Conventional bus connector 4 (Note 2) 05 00 IEEE-1394a controller Notes: 1. Bus number is dynamic and can change based on add-in cards used. 4.5 Interrupts The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the ICH6-R component. The APIC is supported in Windows* 2000 and Windows* XP operating systems and supports a total of 24 interrupts. 24 Revision 1.5

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77

Maps and Interrupts
IntelĀ® Entry Server Board SE7221BA1-E TPS
24
Revision 1.5
DMA Channel Number
Data Width
System Resource
6
16 bits
Open
7
16 bits
Open
4.4
PCI Configuration Space Map
Table 8.
PCI Configuration Space Map
Bus
Number (hex)
Device
Number (hex)
Function
Number (hex)
Description
00
00
00
Memory controller of IntelĀ® SE7221BA1-E component
00
01
00
PCI Express* x16 graphics port
00
1C
00
PCI Express* port 1 (PCI Express* x1 bus connector 1)
00
1C
01
PCI Express* port 2 (Gigabit Ethernet controller bridge)
00
1C
02
PCI Express* port 3 (PCI Express* x1 bus connector 2)
(Note 1)
00
1C
03
PCI Express* port 4 (not used)
00
1D
00
USB UHCI controller 1
00
1D
01
USB UHCI controller 2
00
1D
02
USB UHCI controller 3
00
1D
03
USB UHCI controller 4
00
1D
07
EHCI controller
00
1E
00
PCI bridge
00
1F
00
PCI controller
00
1F
01
Parallel ATA IDE controller
00
1F
02
Serial ATA controller
00
1F
03
SMBus controller
(Note 2)
00
00
Gigabit Ethernet Controller
(Note 2)
00
00
PCI Conventional bus connector 1
(Note 2)
01
00
PCI Conventional bus connector 2
(Note 2)
02
00
PCI Conventional bus connector 3
(Note 2)
03
00
PCI Conventional bus connector 4
(Note 2)
05
00
IEEE-1394a controller
Notes:
1.
Bus number is dynamic and can change based on add-in cards used.
4.5
Interrupts
The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the
Advanced Programmable Interrupt Controller (APIC) portion of the ICH6-R component.
The
APIC is supported in Windows* 2000 and Windows* XP operating systems and supports a total
of 24 interrupts.