IntelĀ® Entry Server Board SE7221BA1-E TPS
Table of Contents
Revision 1.5
v
3.6.1
Advanced Configuration and Power Interface (ACPI)
...........................................
16
3.6.2
System States and Power States
..........................................................................
17
3.6.3
Hardware Support
..................................................................................................
18
4.
Maps and Interrupts
...........................................................................................................
21
4.1
Memory Resources
................................................................................................
21
4.1.1
Memory Map
..........................................................................................................
21
4.1.2
Addressable Memory
.............................................................................................
21
4.2
Fixed I/O Map
........................................................................................................
23
4.3
DMA Channels
.......................................................................................................
23
4.4
PCI Configuration Space Map
...............................................................................
24
4.5
Interrupts
................................................................................................................
24
4.6
PCI Conventional Interrupt Routing Map
...............................................................
25
5.
Input Output Subsystem
....................................................................................................
27
5.1
PCI Subsystem
......................................................................................................
27
5.1.1
PCI Express* Connectors
......................................................................................
27
5.1.2
PCI 32
....................................................................................................................
27
5.2
LAN Subsystem
.....................................................................................................
27
5.2.1
Marvell Yukon* 88E8050 Gigabit Ethernet Controller
............................................
27
5.2.2
IntelĀ® 82551QM Integrated 10/100 LAN controller
................................................
28
5.2.3
RJ-45 LAN Connector with Integrated LEDs
.........................................................
28
5.2.4
Alert Standard Format (ASF) Support
...................................................................
29
5.3
Hardware Management Subsystem
.......................................................................
30
5.3.1
Hardware Management
.........................................................................................
30
5.3.2
Hardware Monitoring and Fan Control ASIC
.........................................................
30
6.
Connections and Jumper Blocks
.....................................................................................
31
6.1
Connectors
............................................................................................................
31
6.1.1
Back Panel Connectors
.........................................................................................
31
6.1.2
Component-side Connectors
.................................................................................
32
6.1.3
Front Panel USB Connectors
................................................................................
35
6.1.4
Power Supply Connectors
.....................................................................................
36
6.1.5
Add-in Card Connectors
........................................................................................
37
6.2
Jumper Blocks
.......................................................................................................
37
7.
System BIOS
.......................................................................................................................
39
7.1
BIOS Identification String
.......................................................................................
39
7.2
Introduction
............................................................................................................
39