Intel SE7221BA1 Product Specification - Page 32

Maps and Interrupts, Intel® Entry Server Board SE7221BA1-E TPS, Revision 1.5, Detailed

Page 32 highlights

Maps and Interrupts Intel® Entry Server Board SE7221BA1-E TPS 4 GB Top of System Address Space FLASH APIC Reserved ~20 MB PCI Memory Range contains PCI, chipsets, Direct Media Interface (DMI), and ICH ranges (approximately 750 MB) Top of usable DRAM (memory visible to the operating system) DRAM Range DOS Compatibility Memory 1 MB 640 KB 0 MB 0FFFFFH 0F0000H 0EFFFFH 0E0000H 0DFFFFH 0C0000H 0BFFFFH 0A0000H 09FFFFH 00000H Upper BIOS area (64 KB) Lower BIOS area (64 KB; 16 KB x 4) Add-in Card BIOS and Buffer area (128 KB; 16 KB x 8) Standard PCI/ ISA Video Memory (SMM Memory) 128 KB DOS area (640 KB) 1 MB 960 KB 896 KB 768 KB 640 KB 0 KB OM17140 Figure 10. Detailed System Memory Address Map 22 Revision 1.5

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77

Maps and Interrupts
IntelĀ® Entry Server Board SE7221BA1-E TPS
22
Revision 1.5
Upper BIOS
area (64 KB)
Lower BIOS
area
(64 KB;
16 KB x 4)
Add-in Card
BIOS and
Buffer area
(128 KB;
16 KB x 8)
Standard PCI/
ISA Video
Memory (SMM
Memory)
128 KB
DOS area
(640
KB)
1 MB
960 KB
896 KB
768 KB
640 KB
0 KB
0FFFFFH
0F0000H
0EFFFFH
0E0000H
0DFFFFH
0C0000H
0BFFFFH
0A0000H
09FFFFH
00000H
FLASH
APIC
Reserved
0 MB
640 KB
1 MB
Top of usable
DRAM (memory
visible to the
operating
system)
PCI Memory Range -
contains PCI, chipsets,
Direct Media Interface
(DMI), and ICH ranges
(approximately 750 MB)
DOS
Compatibility
Memory
DRAM
Range
OM17140
~20 MB
4 GB
Top of System Address Space
Figure 10.
Detailed System Memory Address Map