Intel SR1690WB Service Guide - Page 92

Table 9. POST Progress Code LED Example, Table 10. Diagnostic LED POST Code Decoder, Status, Results

Page 92 highlights

Table 9. POST Progress Code LED Example 8h 4h 2h 1h 8h 4h 2h 1h Status ON OFF ON OFF ON OFF ON OFF Results 1 0 1 0 1 1 0 0 Ah Ch • Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh. Table 10. Diagnostic LED POST Code Decoder Diagnostic LED Decoder Checkpoint 1 = On, 0= Off Description Upper Nibble Lower Nibble MSB LSB 8h 4h 2h 1h 8h 4h 2h 1h LED #7 #6 #5 #4 #3 #2 #1 #0 Host Processor 0x10h 0 0 0 1 0 0 0 0 Power-on initialization of the host processor (bootstrap processor) 0x11h 0 0 0 1 0 0 0 1 Host processor cache initialization (including AP) 0x12h 0 0 0 1 0 0 1 0 Starting application processor initialization 0x13h 0 0 0 1 0 0 1 1 SMM initialization 0x14h 0 0 0 1 0 1 0 0 Selection of Processor with least feature use as Boot Strap Processor 0x15h 0 0 0 1 0 1 0 1 Switch an AP processor to become the new Boot Strap Processor Chipset 0x21h 0 0 1 0 0 0 1 0 Initializing a chipset component Memory 74 Intel® Server System SR1690WB Service Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154

74
Intel
®
Server System SR1690WB Service Guide
Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are
concatenated as ACh.
8h
4h
2h
1h
8h
4h
2h
1h
Status
ON
OFF
ON
OFF
ON
OFF
ON
OFF
Results
1
0
1
0
1
1
0
0
Ah
Ch
Table 9. POST Progress Code LED Example
Table 10. Diagnostic LED POST Code Decoder
Diagnostic LED Decoder
Checkpoint
1 = On, 0= Off
Description
Upper Nibble
Lower Nibble
MSB
LSB
8h
4h
2h
1h
8h
4h
2h
1h
LED
#7
#6
#5
#4
#3
#2
#1
#0
Host Processor
0x10h
0
0
0
1
0
0
0
0
Power-on initialization of
the host processor
(bootstrap processor)
0x11h
0
0
0
1
0
0
0
1
Host processor cache
initialization (including AP)
0x12h
0
0
0
1
0
0
1
0
Starting application
processor initialization
0x13h
0
0
0
1
0
0
1
1
SMM initialization
0x14h
0
0
0
1
0
1
0
0
Selection of Processor
with least feature use as
Boot Strap Processor
0x15h
0
0
0
1
0
1
0
1
Switch an AP processor to
become the new Boot
Strap Processor
Chipset
0x21h
0
0
1
0
0
0
1
0
Initializing a chipset
component
Memory