Intel SR1690WB Service Guide - Page 96

PCI Bus, ATA / ATAPI / SATA, SMBUS, I/O Controller Hub, Super I/O, Local Console

Page 96 highlights

Table 10. Diagnostic LED POST Code Decoder PCI Bus 0x50h 0 0x51h 0 1 0 1 1 0 1 0x52h 0 1 0 1 0x53h 0x54h 0x55h USB 0x56h 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0x57h 0 1 0 1 0x58h 0 1 0 1 0x59h 0 1 0 1 ATA / ATAPI / SATA 0x5Ah 0 1 0 1 0x5Bh 0 1 0 1 0x5Bh 0 1 0 1 0x5Bh 0 1 0 1 SMBUS 0x5Eh 0 1 0 1 0x5Fh 0 1 0 1 I/O Controller Hub 0x61h 0 1 1 0 Super I/O 0x63h 0 Local Console 0x70h 0 1 1 0 1 1 1 0 0 0 0 Enumerating PCI buses 0 0 0 1 Allocating resources to PCI buses 0 0 1 0 Hot Plug PCI controller initialization 0 0 1 1 Reserved for PCI bus 0 1 0 0 Reserved for PCI bus 0 1 0 1 Reserved for PCI bus 0 1 1 0 Initializing USB host controllers 0 1 1 1 Detecting USB devices 1 0 0 0 Resetting USB bus 1 0 0 1 Reserved for USB devices 1 0 1 0 Resetting SATA bus and all devices 1 0 1 1 Detecting the presence of ATA device 1 1 0 0 Enable SMART if supported by ATA device 1 1 0 1 Reserved for ATA 1 1 1 0 Resetting SMBUS 1 1 1 1 Reserved for SMBUS 0 0 0 1 Initializing I/O Controller Hub 0 0 1 1 Initializing Super I/O 0 0 0 0 Resetting the video controller (VGA) 78 Intel® Server System SR1690WB Service Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154

78
Intel
®
Server System SR1690WB Service Guide
PCI Bus
0x50h
0
1
0
1
0
0
0
0
Enumerating PCI buses
0x51h
0
1
0
1
0
0
0
1
Allocating resources to
PCI buses
0x52h
0
1
0
1
0
0
1
0
Hot Plug PCI controller
initialization
0x53h
0
1
0
1
0
0
1
1
Reserved for PCI bus
0x54h
0
1
0
1
0
1
0
0
Reserved for PCI bus
0x55h
0
1
0
1
0
1
0
1
Reserved for PCI bus
USB
0x56h
0
1
0
1
0
1
1
0
Initializing USB host
controllers
0x57h
0
1
0
1
0
1
1
1
Detecting USB devices
0x58h
0
1
0
1
1
0
0
0
Resetting USB bus
0x59h
0
1
0
1
1
0
0
1
Reserved for USB devices
ATA / ATAPI / SATA
0x5Ah
0
1
0
1
1
0
1
0
Resetting SATA bus and
all devices
0x5Bh
0
1
0
1
1
0
1
1
Detecting the presence of
ATA device
0x5Bh
0
1
0
1
1
1
0
0
Enable SMART if
supported by ATA device
0x5Bh
0
1
0
1
1
1
0
1
Reserved for ATA
SMBUS
0x5Eh
0
1
0
1
1
1
1
0
Resetting SMBUS
0x5Fh
0
1
0
1
1
1
1
1
Reserved for SMBUS
I/O Controller Hub
0x61h
0
1
1
0
0
0
0
1
Initializing I/O Controller
Hub
Super I/O
0x63h
0
1
1
0
0
0
1
1
Initializing Super I/O
Local Console
0x70h
0
1
1
1
0
0
0
0
Resetting the video
controller (VGA)
Table 10. Diagnostic LED POST Code Decoder