AMD 3200 Revision History - Page 85
Processor, Branch, Status, Register, Inconsistent, Parity
UPC - 730143241144
View all AMD 3200 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 85 highlights
48063 Rev. 3.18 October 2012 Revision Guide for AMD Family 15h Models 00h-0Fh Processors 739 Processor May Read Branch Status Register With Inconsistent Parity Bit Description Under a highly specific and detailed set of internal timing conditions, the processor may read an internal branch status register (BSR) while the register is being updated and may observe a partially written entry with an inconsistent parity bit. When the conditions for this erratum occur, the processor does not actually use the contents of this branch status register, however it may report a parity error machine check exception (#MC). Potential Effect on System The processor reports an uncorrectable machine check exception for a branch status register parity error. MC1_STATUS[ErrorCodeExt] (MSR0000_0405[20:16]) = 00110b identifies a branch status register parity error. Suggested Workaround BIOS should set MSRC001_0045[15] = 1b (MC1_CTL_MASK[BSRP]). Fix Planned No fix planned Product Errata 85