AMD AXDA3200DKV4E Data Sheet - Page 101

Table 31., Acronyms continued, Synchronous Direct Random Access Memory

Page 101 highlights

26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet Table 31. Acronyms (continued) Abbreviation Meaning ISA Industry Standard Architecture IPC Instructions Per Cycle JEDEC Joint Electron Device Engineering Council JTAG Joint Test Action Group LAN Large Area Network LRU Least-Recently Used LVTTL Low Voltage Transistor Transistor Logic MSB Most Significant Bit MTRR Memory Type and Range Registers MUX Multiplexer NMI Non-Maskable Interrupt OD Open-Drain OPGA Organic Pin Grid Array PA Physical Address PBGA Plastic Ball Grid Array PCI Peripheral Component Interconnect PDE Page Directory Entry PDT Page Directory Table PGA Pin Grid Array PLL Phase Locked Loop PMSM Power Management State Machine POS Power-On Suspend POST Power-On Self-Test PP Push-Pull RAM Random Access Memory ROM Read Only Memory RXA Read Acknowledge Queue SCSI Small Computer System Interface SDI System DRAM Interface SDRAM Synchronous Direct Random Access Memory SIMD Single Instruction Multiple Data SIP Serial Initialization Packet SMbus System Management Bus SPD Serial Presence Detect Appendix B - Conventions and Abbreviations 89

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104

Appendix B - Conventions and Abbreviations
89
26237C—May 2003
AMD Athlon™ XP Processor Model 10 Data Sheet
Preliminary Information
ISA
Industry Standard Architecture
IPC
Instructions Per Cycle
JEDEC
Joint Electron Device Engineering Council
JTAG
Joint Test Action Group
LAN
Large Area Network
LRU
Least-Recently Used
LVTTL
Low Voltage Transistor Transistor Logic
MSB
Most Significant Bit
MTRR
Memory Type and Range Registers
MUX
Multiplexer
NMI
Non-Maskable Interrupt
OD
Open-Drain
OPGA
Organic Pin Grid Array
PA
Physical Address
PBGA
Plastic Ball Grid Array
PCI
Peripheral Component Interconnect
PDE
Page Directory Entry
PDT
Page Directory Table
PGA
Pin Grid Array
PLL
Phase Locked Loop
PMSM
Power Management State Machine
POS
Power-On Suspend
POST
Power-On Self-Test
PP
Push-Pull
RAM
Random Access Memory
ROM
Read Only Memory
RXA
Read Acknowledge Queue
SCSI
Small Computer System Interface
SDI
System DRAM Interface
SDRAM
Synchronous Direct Random Access Memory
SIMD
Single Instruction Multiple Data
SIP
Serial Initialization Packet
SMbus
System Management Bus
SPD
Serial Presence Detect
Table 31.
Acronyms (continued)
Abbreviation
Meaning