AMD AXDA3200DKV4E Data Sheet - Page 90
VREFSYS Pin, ZN and ZP Pins, Table 27., VID[4:0] Code to Voltage Definition - cpu
View all AMD AXDA3200DKV4E manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 90 highlights
Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 26237C-May 2003 VREFSYS Pin ZN and ZP Pins The VID codes and corresponding voltage levels are shown in Table 27. Table 27. VID[4:0] Code to Voltage Definition VID[4:0] 00000 00001 00010 00011 00100 00101 00111 01000 01001 01010 01011 01100 01101 01110 01111 VCC_CORE (V) 1.850 1.825 1.800 1.775 1.750 1.725 1.675 1.650 1.625 1.600 1.575 1.550 1.525 1.500 1.475 VID[4:0] 10000 10001 10010 10011 10100 10101 10111 11000 11001 11010 11011 11100 11101 11110 11111 VCC_CORE (V) 1.450 1.425 1.400 1.375 1.350 1.325 1.275 1.250 1.225 1.200 1.175 1.150 1.125 1.100 No CPU For more information, see the "Required Circuits" chapter of the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. VREFSYS (W5) drives the threshold voltage for the system bus input receivers. The value of VREFSYS is system specific. In addition, to minimize VCC_CORE noise rejection from VREFSYS, include decoupling capacitors. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. ZN (AC5) and ZP (AE5) are the push-pull compensation circuit pins. In Push-Pull mode (selected by the SIP parameter SysPushPull asserted), ZN is tied to VCC_CORE with a resistor that has a resistance matching the impedance Z0 of the transmission line. ZP is tied to VSS with a resistor that has a resistance matching the impedance Z0 of the transmission line. 78 Pin Descriptions Chapter 11