AMD AXDA3200DKV4E Data Sheet - Page 17
Interface Signals, 2.1 Overview, 2.2 Signaling Technology, Overview - socket
View all AMD AXDA3200DKV4E manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 17 highlights
26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 2 Interface Signals This section describes the interface signals utilized by the AMD Athlon™ XP processor model 10. 2.1 Overview The AMD Athlon™ system bus architecture is designed to deliver excellent data movement bandwidth for nextgeneration x86 platforms as well as the high-performance required by enterprise-class application software. The system bus architecture consists of three high-speed channels (a unidirectional processor request channel, a unidirectional probe channel, and a 64-bit bidirectional data channel), source-synchronous clocking, and a packet-based protocol. In addition, the system bus supports several control, clock, and legacy signals. The interface signals use an impedance controlled push-pull, low-voltage, swing-signaling technology contained within the Socket A socket. For more information, see "AMD Athlon™ System Bus Signals" on page 6, Chapter 11, "Pin Descriptions" on page 53, and the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 2.2 Signaling Technology The AMD Athlon system bus uses a low-voltage, swing-signaling technology, that has been enhanced to provide larger noise margins, reduced ringing, and variable voltage levels. The signals are push-pull and impedance compensated. The signal inputs use differential receivers that require a reference voltage (VREF). The reference signal is used by the receivers to determine if a signal is asserted or deasserted by the source. Termination resistors are not needed because the driver is impedance-matched to the motherboard and a high impedance reflection is used at the receiver to bring the signal past the input threshold. For more information about pins and signals, see Chapter 11, "Pin Descriptions" on page 53. Chapter 2 Interface Signals 5