Foxconn A7GM-S English Manual. - Page 42

► Twrrd Write to Read DIMM Termination Turn-around. Optional only if CPU supports

Page 42 highlights

3 ► tRP (Precharge Command Period) This item allows you to select the row precharge time (in clock cycles). ► tRTP (Internal Read to Precharge Command Delay) Internal READ Command to PRECHARGE Command delay ► tRAS (Active-to-Precharge Delay) This item allows you to set the minimum RAS# active time (in clock cycles). ► tRC (Active-to-Active/Auto-Refresh Command Period) This item allows you to set the row cycle time (in clock cycles). tRC = tRAS + tRP. ► tWR (Write Recovery) This item allows you to select the write recovery time (in clock cycles). ► tRRD (Active-to-Active of a Different Bank) This item allows you to select a delay time (in clock cycles) between the RAS# and RAS# strobe signals. ► TrwtTO (Read-to-Write Turnaround for Data. Optional only if CPU supports) This timing parameter ensures read-to-write data-bus turnaround. ► Twrrd (Write to Read DIMM Termination Turn-around. Optional only if CPU supports) This timing parameter accounts for termination timing when a write is followed by a read to a different DIMM. ► tWTR (Internal Write to Read Command Delay) This item allows you to select a delay time (in clock cycles) between sending the last data from a write operation to the memory and issuing a read command. ► Twrwr (Write to Write Timing. Optional only if CPU supports) This timing parameter accounts for turn-around timing when a write is followed by a write to a different DIMM. ► Trdrd (Read to Read Timing. Optional only if CPU supports) This timing parameter accounts for turn-around and termination timing when a read is followed by a read to a different chip select. ► tRFC0, 1, 2, 3 (Auto-Refresh-to-Active/Auto-Refresh Command Period) Refresh to Refresh or Refresh to Active command interval. Trfc3: auto-refresh row cycle time for logical DIMM 3 Trfc2: auto-refresh row cycle time for logical DIMM 2 Trfc1: auto-refresh row cycle time for logical DIMM 1 Trfc0: auto-refresh row cycle time for logical DIMM 0 35

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107

35
3
► tRP (Precharge Command Period)
This item allows you to select the row precharge time (in clock cycles).
► tRTP (Internal Read to Precharge Command Delay)
Internal READ Command to PRECHARGE Command delay
► tRAS (Active-to-Precharge Delay)
This item allows you to set the minimum RAS# active time (in clock cycles).
► tRC (Active-to-Active/Auto-Refresh Command Period)
This item allows you to set the row cycle time (in clock cycles). tRC = tRAS + tRP.
► tWR (Write Recovery)
This item allows you to select the write recovery time (in clock cycles).
► tRRD (Active-to-Active of a Different Bank)
This item allows you to select a delay time (in clock cycles) between the RAS# and RAS#
strobe signals.
► TrwtTO (Read-to-Write Turnaround for Data. Optional only if CPU supports)
This timing parameter ensures read-to-write data-bus turnaround.
► Twrrd (Write to Read DIMM Termination Turn-around. Optional only if CPU supports)
This timing parameter accounts for termination timing when a write is followed by a read to a
different DIMM.
► tWTR (Internal Write to Read Command Delay)
This item allows you to select a delay time (in clock cycles) between sending the last data from
a write operation to the memory and issuing a read command.
► Twrwr (Write to Write Timing. Optional only if CPU supports)
This timing parameter accounts for turn-around timing when a write is followed by a write to a
different DIMM.
► Trdrd (Read to Read Timing. Optional only if CPU supports)
This timing parameter accounts for turn-around and termination timing when a read is followed
by a read to a different chip select.
► tRFC0, 1, 2, 3 (Auto-Refresh-to-Active/Auto-Refresh Command Period)
Refresh to Refresh or Refresh to Active command interval.
Trfc3: auto-refresh row cycle time for logical DIMM 3
Trfc2: auto-refresh row cycle time for logical DIMM 2
Trfc1: auto-refresh row cycle time for logical DIMM 1
Trfc0: auto-refresh row cycle time for logical DIMM 0