Gateway E-9220T Gateway E-9220T Server User Guide - Page 98

Electronic specifications, Memory map, Interrupts

Get Gateway E-9220T PDF manuals and user guides View all Gateway E-9220T manuals
Add to My Manuals
Save this manual to your list of manuals

Page 98 highlights

Electronic specifications Electronic specifications Memory map Address Range (hex) Amount 0 to 07FFFFh 640 KB 0A0000h to 0BFFFFh 128 KB 0C0000h and 0DFFFFh 128 KB 0E0000h to 0FFFFFh 128 KB 0E0000h to 0EFFFFh 2 MB FC000000h to FFFFFFFFh 64 MB Function DOS region, base system memory Video or SMM memory Expansion card BIOS and buffer area System BIOS Extended system BIOS PCI memory space Interrupts The following table reflects a typical configuration, but you can change these interrupts. Use this information to determine how to program each interrupt. The actual interrupt map is defined using configuration registers in the ICH5-R (I/O controller). I/O Redirection Registers in the I/O APIC are provided for each interrupt signal. The signals define hardware interrupt signal characteristics for APIC messages sent to local APIC(s). Important If you disable an IDE controller to free the interrupt for that controller, you must physically unplug the IDE cable from the system board. Simply disabling the drive by configuring the BIOS does not make the interrupt available. Interrupt IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 Description Timer/counter, HPET #0 in legacy replacement Mode. In APIC mode, cascade from 8259 controller 1 Keyboard controller Slave controller INTR output. In APIC mode Timer/counter, HPET #0 Serial port A Serial port B Parallel port www.gateway.com 93

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
93
www.gateway.com
Electronic specifications
Electronic specifications
Memory map
Interrupts
The following table reflects a typical configuration, but you can change these interrupts.
Use this information to determine how to program each interrupt. The actual interrupt
map is defined using configuration registers in the ICH5-R (I/O controller). I/O Redirection
Registers in the I/O APIC are provided for each interrupt signal. The signals define hardware
interrupt signal characteristics for APIC messages sent to local APIC(s).
Address Range (hex)
Amount
Function
0 to 07FFFFh
640 KB
DOS region, base system memory
0A0000h to 0BFFFFh
128 KB
Video or SMM memory
0C0000h and 0DFFFFh
128 KB
Expansion card BIOS and buffer area
0E0000h to 0FFFFFh
128 KB
System BIOS
0E0000h to 0EFFFFh
2 MB
Extended system BIOS
FC000000h to FFFFFFFFh
64 MB
PCI memory space
Important
If you disable an IDE controller to free the interrupt for that controller,
you must physically unplug the IDE cable from the system board.
Simply disabling the drive by configuring the BIOS does not make
the interrupt available.
Interrupt
Description
IRQ0
Timer/counter, HPET #0 in legacy
replacement Mode. In APIC mode,
cascade from 8259 controller 1
IRQ1
Keyboard controller
IRQ2
Slave controller INTR output. In APIC
mode Timer/counter, HPET #0
IRQ3
Serial port A
IRQ4
Serial port B
IRQ5
Parallel port