Intel H2000WP Technical Product Specification - Page 56
Intel, Server Chassis H2000 Family TPS, Glossary, Revision 1.0, Intel order number: G59059-001
 |
View all Intel H2000WP manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 56 highlights
Intel® Server Chassis H2000 Family TPS Glossary Term SEL SIO SMI SMM SMS SNMP SSI TBD TIM UART UDP UHCI UTC VID VRD Word ZIF System Event Log Definition Server Input/Output Server Management Interrupt (SMI is the highest priority non-maskable interrupt.) Server Management Mode Server Management Software Simple Network Management Protocol Server System Infrastructure To Be Determined Thermal Interface Material Universal Asynchronous Receiver/Transmitter User Datagram Protocol Universal Host Controller Interface Universal time coordinate Voltage Identification Voltage Regulator Down 16-bit quantity Zero Insertion Force 46 Revision 1.0 Intel order number: G59059-001
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51 -
52 -
53 -
54 -
55 -
56 -
57 -
58
 |
 |
Intel
®
Server Chassis H2000 Family TPS
Glossary
Revision 1.0
Intel order number: G59059-001
46
Term
Definition
SEL
System Event Log
SIO
Server Input/Output
SMI
Server Management Interrupt (SMI is the highest priority non-maskable interrupt.)
SMM
Server Management Mode
SMS
Server Management Software
SNMP
Simple Network Management Protocol
SSI
Server System Infrastructure
TBD
To Be Determined
TIM
Thermal Interface Material
UART
Universal Asynchronous Receiver/Transmitter
UDP
User Datagram Protocol
UHCI
Universal Host Controller Interface
UTC
Universal time coordinate
VID
Voltage Identification
VRD
Voltage Regulator Down
Word
16-bit quantity
ZIF
Zero Insertion Force