Sony MZ-NF810CK Service Manual - Page 53

Sony MZ-NF810CK Manual

Page 53 highlights

MZ-NF810/NF810CK Pin No. Pin Name I/O 166 WK_DET I 167 BATT_MON I 168 HALF_LOCK_SW I 169 RMC_KEY I 170 JOG_PUSH I 171 REC_KEY/PLAY_KEY I 172 END_SEARCH I 173 RADIO_ON I 174 RMC_DTCK I/O 175 UDP I/O 176 UDM I/O 177 SUSPEND O 178 UPUEN O 179 UOSCI I 180 UOSCO O 181 SI3 I 182 SO3 O 183 SCK3 I/O 184 MSIN I 185 MSOUT O 186 MSCK I/O 187 RF_PWR O 188 LCD_PWR O 189 SP_AMP O 190 XHP_DET I 191 SET_CODE0 I 192 SET_CODE1 I 193 SET_CODE2 I 194 SET_CODE3 I 195, 196 NC O 197 VBUS5V_DET I 198 LG_DCR_CTL O 199 MUTE O 200 CLV_PWR_SEL O 201 CS_RTC O 202 to 204 MODE1 to 3 O 205, 206 HD_CON_1, 2 O 207 TAT I 208 TAN I 209 NAR I 210 IOD I 211 SAK O 212 XRST I 213 TRST I 214, 215 TEST0, 1 I 216 to 231 D0 to 15 - 232 to 245 A00 to 13 - 246 XCAS - 247 XRAS - 248 XWE - Description Set key WAKE detection signal input External battery voltage monitor input Not used (connected to the ground) Open button detection switch input (A/D input) "L" : the open button is pressed Key input (A/D input) from the remote commander Jog dial push detection signal input Not used (open) REC key input (A/D input) END SEARCH key input (A/D input) Not used (open) RADIO ON detection signal input TSB master data clock input/output or SSB data input/output USB data (+) input terminal USB data (-) input terminal USB suspend signal output Not used (open) USB pull-up resistor connection control output terminal Resonator (48MHz) connection terminal for the USB oscillation circuit Resonator (48MHz) connection terminal for the USB oscillation circuit Not used (connected to the ground) Not used (open) Not used (open) Not used (connected to the ground) Not used (open) Not used (open) Power supply control signal output to the RF amplifier Not used (open) Power supply control signal output to the liquid crystal display module Not used (open) Built-in speaker control signal output "H": activate Not used (open) Headphone jack detection signal input Not used (open) Input terminal for the set (open in this set) Input terminal for the set (fixed at "L" in this set) Input terminal for the set (open in this set) Input terminal for the set (fixed at "L" in this set) Not used (open) USB power supply voltage detection terminal 2 Not used (open) LG DCR control signal output Not used (open) Analog muting control signal output to the headphone amplifier "H": muting ON CLV motor power supply selection control signal output Not used (open) Chip select signal output to the real time clock Not used (open) Power supply control signal output for the over write head to the REC driver Over write head control signal output to the REC driver Not used (open) Not used (open) Not used (open) Not used (open) Not used (open) System reset signal input from the power control "L": reset Terminal for the test mode setting (normally fixed at "L") Input terminal for the main test (normally fixed at "L") DRAM data0 to 15 terminal Not used (open) DRAM address0 to 13 terminal Not used (open) DRAM CAS terminal Not used (open) DRAM RAS terminal Not used (open) DRAM write enable terminal Not used (open) 53

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68

53
MZ-NF810/NF810CK
Pin No.
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195, 196
197
198
199
200
201
202 to 204
205, 206
207
208
209
210
211
212
213
214, 215
216 to 231
232 to 245
246
247
248
I/O
I
I
I
I
I
I
I
I
I/O
I/O
I/O
O
O
I
O
I
O
I/O
I
O
I/O
O
O
O
I
I
I
I
I
O
I
O
O
O
O
O
O
I
I
I
I
O
I
I
I
Pin Name
WK_DET
BATT_MON
HALF_LOCK_SW
RMC_KEY
JOG_PUSH
REC_KEY/PLAY_KEY
END_SEARCH
RADIO_ON
RMC_DTCK
UDP
UDM
SUSPEND
UPUEN
UOSCI
UOSCO
SI3
SO3
SCK3
MSIN
MSOUT
MSCK
RF_PWR
LCD_PWR
SP_AMP
XHP_DET
SET_CODE0
SET_CODE1
SET_CODE2
SET_CODE3
NC
VBUS5V_DET
LG_DCR_CTL
MUTE
CLV_PWR_SEL
CS_RTC
MODE1 to 3
HD_CON_1, 2
TAT
TAN
NAR
IOD
SAK
XRST
TRST
TEST0, 1
D0 to 15
A00 to 13
XCAS
XRAS
XWE
Description
Set key WAKE detection signal input
External battery voltage monitor input
Not used (connected to the ground)
Open button detection switch input (A/D input) “L”
: the open button is pressed
Key input (A/D input) from the remote commander
Jog dial push detection signal input
Not used (open)
REC key input (A/D input)
END SEARCH key input (A/D input)
Not used (open)
RADIO ON detection signal input
TSB master data clock input/output or SSB data input/output
USB data (+) input terminal
USB data (-) input terminal
USB suspend signal output
Not used (open)
USB pull-up resistor connection control output terminal
Resonator (48MHz) connection terminal for the USB oscillation circuit
Resonator (48MHz) connection terminal for the USB oscillation circuit
Not used (connected to the ground)
Not used (open)
Not used (open)
Not used (connected to the ground)
Not used (open)
Not used (open)
Power supply control signal output to the RF amplifier
Not used (open)
Power supply control signal output to the liquid crystal display module
Not used (open)
Built-in speaker control signal output
“H”: activate
Not used (open)
Headphone jack detection signal input
Not used (open)
Input terminal for the set (open in this set)
Input terminal for the set (fixed at “L” in this set)
Input terminal for the set (open in this set)
Input terminal for the set (fixed at “L” in this set)
Not used (open)
USB power supply voltage detection terminal 2
Not used (open)
LG DCR control signal output
Not used (open)
Analog muting control signal output to the headphone amplifier
“H”: muting ON
CLV motor power supply selection control signal output
Not used (open)
Chip select signal output to the real time clock
Not used (open)
Power supply control signal output for the over write head to the REC driver
Over write head control signal output to the REC driver
Not used (open)
Not used (open)
Not used (open)
Not used (open)
Not used (open)
System reset signal input from the power control
“L”: reset
Terminal for the test mode setting (normally fixed at “L”)
Input terminal for the main test (normally fixed at “L”)
DRAM data0 to 15 terminal
Not used (open)
DRAM address0 to 13 terminal
Not used (open)
DRAM CAS terminal
Not used (open)
DRAM RAS terminal
Not used (open)
DRAM write enable terminal
Not used (open)