Asus Crosshair II Formula User Manual - Page 89

DRAM Timing Control

Page 89 highlights

Tref [Auto] Configuration options: [Auto] [7.8 us] [3.9 us] Trfc [Auto] Configuration options: [Auto] [0] [1] [2] [3] [4] Dynamic Idle Cycle Counter [Auto] Configuration options: [Auto] [Disabled] [Enabled] Idle Cycle Limit [Auto] Configuration options: [Auto] [0 cycles] [4 cycles] [8 cycles] [16 cycles] [32 cycles] [64 cycles] [128 cycles] DCQ Bypass Maximum [Auto] Configuration options: [Auto] [0x] [1x] [2x]-[14x] [15x] DRAM Burst Length [Auto] Configuration options: [Auto] [64-byte] [32-byte] DRAM Bank Interweaving [Enabled] Configuration options: [Disabled] [Enabled] Bank Swizzle Mode [Enabled] Configuration options: [Disabled] [Enabled] DRAM Timing Control CKE Fine Delay [Auto] Configuration options: [Auto] [No Delay] [1/64 MEMCLK delay] [2/64 MEMCLK delay] [3/64 MEMCLK delay]-[30/64 MEMCLK delay] [31/64 MEMCLK delay] CKE Setup Time [Auto] Configuration options: [Auto] [1/2 MEMCLK] [1 MEMCLK] CS/ODT Fine Delay [Auto] Configuration options: [Auto] [No Delay] [1/64 MEMCLK delay] [2/64 MEMCLK delay] [3/64 MEMCLK delay]-[30/64 MEMCLK delay] [31/64 MEMCLK delay] CS/ODT Setup Time [Auto] Configuration options: [Auto] [1/2 MEMCLK] [1 MEMCLK] Address/Command Fine Delay [Auto] Configuration options: [Auto] [No Delay] [1/64 MEMCLK delay] [2/64 MEMCLK delay] [3/64 MEMCLK delay]-[30/64 MEMCLK delay] [31/64 MEMCLK delay] Address/Command Setup Time [Auto] Configuration options: [Auto] [1/2 MEMCLK] [1 MEMCLK] Read DQS Timing Control [Auto] Configuration options: [Auto] [No Delay] [1/96 MEMCLK delay] [2/96 MEMCLK delay] [3/96 MEMCLK delay]-[46/96 MEMCLK delay] [47/96 MEMCLK delay] ASUS Crosshair II Formula 4-17

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186

ASUS Crosshair II Formula
4-17
Tref [Auto]
Configuration options: [Auto] [7.8 us] [3.9 us]
Trfc [Auto]
Configuration options: [Auto] [0] [1] [2] [3] [4]
Dynamic Idle Cycle Counter [Auto]
Configuration options: [Auto] [Disabled] [±nabled]
Idle Cycle Limit [Auto]
Configuration options: [Auto] [0 cycles] [4 cycles] [8 cycles] [16 cycles] [32 cycles]
�64 cycles± �128 cycles±
DCQ Bypass Maximum [Auto]
Configuration options: [Auto] [0x] [1x] [2x]–[14x] [15x]
DRAM Burst Length [Auto]
Configuration options: [Auto] [64�byte] [32�byte]
DRAM Bank Interweaving [Enabled]
Configuration options: [Disabled] [±nabled]
Bank Swizzle Mode [Enabled]
Configuration options: [Disabled] [±nabled]
DRAM Timing Control
CKE Fine Delay [Auto]
Configuration options: [Auto] [No Delay] [1/64 M±MCLK delay] [2/64 M±MCLK
delay± �3/64 MEMCLK delay±–�30/64 MEMCLK delay± �31/64 MEMCLK delay±
CKE Setup Time [Auto]
Configuration options: [Auto] [1/2 M±MCLK] [1 M±MCLK]
CS/ODT Fine Delay [Auto]
Configuration options: [Auto] [No Delay] [1/64 M±MCLK delay] [2/64 M±MCLK
delay± �3/64 MEMCLK delay±–�30/64 MEMCLK delay± �31/64 MEMCLK delay±
CS/ODT Setup Time [Auto]
Configuration options: [Auto] [1/2 M±MCLK] [1 M±MCLK]
Address/Command Fine Delay [Auto]
Configuration options: [Auto] [No Delay] [1/64 M±MCLK delay] [2/64 M±MCLK
delay± �3/64 MEMCLK delay±–�30/64 MEMCLK delay± �31/64 MEMCLK delay±
Address/Command Setup Time [Auto]
Configuration options: [Auto] [1/2 M±MCLK] [1 M±MCLK]
Read DQS Timing Control [Auto]
Configuration options: [Auto] [No Delay] [1/96 M±MCLK delay] [2/96 M±MCLK
delay± �3/96 MEMCLK delay±–�46/96 MEMCLK delay± �47/96 MEMCLK delay±