Asus M4A78T-E User Manual - Page 72

Enable Clock to All DIMMs [Disabled]

Get Asus M4A78T-E - Motherboard - ATX PDF manuals and user guides
UPC - 610839169559
View all Asus M4A78T-E manuals
Add to My Manuals
Save this manual to your list of manuals

Page 72 highlights

3.5.8 Memory Configuration Ai Tweaker Memory Configuration Bank Interleaving Channel Interleaving Enable Clock to All DIMMs MemClk Tristate C3/ATLVID Memory Hole Remapping DCT Unganged Mode Power Down Enable Page Smashing [Auto] [XOR of Address bit] [Disabled] [Disabled] [Enabled] [Auto] [Disabled] [Disabled] Enable Bank Memory Interleavng. Bank Interleaving [Auto] Configuration options: [Disabled] [Auto] Channel Interleaving [XOR of Address bit] Configuration options: [Disabled] [Address bits 6] [Address bits 12] [XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]] Enable Clock to All DIMMs [Disabled] Enables unused clocks to DIMMs even if the memory slots are not populated. Configuration options: [Disabled] [Enabled] MemClk Tristate C3/ATLVID [Disabled] Configuration options: [Disabled] [Enabled] Memory Hole Remapping [Enabled] Configuration options: [Disabled] [Enabled] DCT Unganged Mode [Auto] Configuration options: [Auto] [Disabled] [Enabled] Power Down Enable [Disabled] Enables or disables the DDR power down mode. Configuration options: [Disabled] [Enabled] Power Down Mode [Channel] Allows you to set the DDR power down mode. This item appears only when you enable the previous item. Configuration options: [Channel] [Chip Select] Page Smashing [Disabled] S/W Control of Page Smashing Mechanism. Configuration options: [Disabled] [IC] [DC] [Both] Chapter 3 3-14 Chapter 3: BIOS setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
3-14
Chapter 3: BIOS setup
Chapter 3
3.5.8
Memory Configuration
Bank Interleaving [Auto]
Configuration options: [Disabled] [Auto]
Channel Interleaving [XOR of Address bit]
Configuration options: [Disabled] [Address bits 6] [Address bits 12]
[XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]]
Enable Clock to All DIMMs [Disabled]
Enables unused clocks to DIMMs even if the memory slots are not populated.
Configuration options: [Disabled] [Enabled]
MemClk Tristate C3/ATLVID [Disabled]
Configuration options: [Disabled] [Enabled]
Memory Hole Remapping [Enabled]
Configuration options: [Disabled] [Enabled]
DCT Unganged Mode [Auto]
Configuration options: [Auto] [Disabled] [Enabled]
Power Down Enable [Disabled]
Enables or disables the DDR power down mode.
Configuration options: [Disabled] [Enabled]
Power Down Mode [Channel]
Allows you to set the DDR power down mode. This item appears only when you enable
the previous item. Configuration options: [Channel] [Chip Select]
Page Smashing [Disabled]
S/W Control of Page Smashing Mechanism.
Configuration options: [Disabled] [IC] [DC] [Both]
Ai Tweaker
Memory Configuration
Bank Interleaving
[Auto]
Channel Interleaving
[XOR of Address bit]
Enable Clock to All DIMMs
[Disabled]
MemClk Tristate C3/ATLVID
[Disabled]
Memory Hole Remapping
[Enabled]
DCT Unganged Mode
[Auto]
Power Down Enable
[Disabled]
Page Smashing
[Disabled]
Enable Bank Memory
Interleavng.