IBM DTLA-305040 Hard Drive Specifications - Page 195

Write DMA CAh/CBh

Page 195 highlights

12.36 Write DMA (CAh/CBh) Command Block Output Registers Register 7 6 5 4 3 2 1 0 Data Feature Sector Count V V V V V V V V Sector Number V V V V V V V V Cylinder Low V V V V V V V V Cylinder High V V V V V V V V Device/Head 1 L 1 D H H H H Command 1 1 0 0 1 0 1 R Error Register 76543210 CRC UNC 0 IDN 0 ABT T0N AMN V00V0V00 Command Block Input Registers Register 7 6 5 4 3 2 1 0 Data Error see below Sector Count V V V V V V V V Sector Number V V V V V V V V Cylinder Low V V V V V V V V Cylinder High V V V V V V V V Device/Head - - - - H H H H Status see below Status Register 7 6 5 4 3 2 10 BSY RDY DF DSC DRQ COR IDX ERR 0 V V V - 0 -V Figure 142. Write DMA Command (CAh/CBh) The Write DMA command transfers one or more sectors of data from the host to the device. The data is then written to the disk media. The sectors of data are transferred through the Data Register 16 bits at a time. The host initializes a slave-DMA channel prior to issuing the command. Data transfers are qualified by DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per command to indicate that the data transfer has terminated and the status is available. If an uncorrectable error occurs, the write will be terminated at the failing sector. Output parameters to the device Sector Count The number of continuous sectors to be transferred. If 0 is specified, then 256 sectors will be transferred. Sector Number The sector number of the first sector to be transferred. (L=0) In LBA mode this register contains LBA bits 0 - 7. (L=1) Cylinder High/Low The cylinder number of the first sector to be transferred. (L=0) In LBA mode this register contains LBA bits 8 - 15 (Low), 16 - 23 (High). (L=1) Deskstar 40GV & 75GXP hard disk drive specifications 183

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212

12.36 Write DMA (CAh/CBh)
see below
Status
1 1 0 0 1 0 1 R
Command
- - - - H H H H
Device/Head
1 L 1 D H H H H
Device/Head
V V V V V V V V
Cylinder High
V V V V V V V V
Cylinder High
V V V V V V V V
Cylinder Low
V V V V V V V V
Cylinder Low
V V V V V V V V
Sector Number
V V V V V V V V
Sector Number
V V V V V V V V
Sector Count
V V V V V V V V
Sector Count
see below
Error
- - - - - - - -
Feature
- - - - - - - -
Data
- - - - - - - -
Data
7 6 5 4 3 2 1 0
Register
7 6 5 4 3 2 1 0
Register
Command Block Input Registers
Command Block Output Registers
V
0
V
V
V
0
0
0
V
0
V
0
0
V
ERR
IDX
COR
DRQ
DSC
DF
RDY
BSY
AMN
T0N
ABT
0
IDN
0
UNC
CRC
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
Status Register
Error Register
Figure 142. Write DMA Command (CAh/CBh)
The Write DMA command transfers one or more sectors of data from the host to the device.
The data is
then written to the disk media.
The sectors of data are transferred through the Data Register 16 bits at a time.
The host initializes a slave-DMA channel prior to issuing the command. Data transfers are qualified by
DMARQ and are performed by the slave-DMA channel. The device issues only one interrupt per com-
mand to indicate that the data transfer has terminated and the status is available.
If an uncorrectable error occurs, the write will be terminated at the failing sector.
Output parameters to the device
Sector Count
The number of continuous sectors to be transferred. If 0 is specified, then 256
sectors will be transferred.
Sector Number
The sector number of the first sector to be transferred. (L=0)
In LBA mode this register contains LBA bits 0 - 7. (L=1)
Cylinder High/Low
The cylinder number of the first sector to be transferred. (L=0)
In LBA mode this register contains LBA bits 8 - 15 (Low), 16 - 23 (High). (L=1)
Deskstar 40GV & 75GXP hard disk drive specifications
183