Intel D845HV Product Specification - Page 27

IDE Support - audio driver

Get Intel D845HV PDF manuals and user guides View all Intel D845HV manuals
Add to My Manuals
Save this manual to your list of manuals

Page 27 highlights

Product Description 82801BA I/O Controller Hub (ICH2) USB USB ports (2) Back panel USB connectors adjacent to the audio connectors USB ports (2) Front panel USB connector OM12389 Figure 6. USB Port Configuration for Boards with the SMSC LPC47M132 I/O Controller For information about The location of the USB connectors on the back panel The signal names of the back panel USB connectors The location of the front panel USB connector The signal names of the front panel USB connector The USB specification and UHCI Refer to Figure 10, page 52 Table 19, page 53 Figure 15, page 68 Table 43, page 69 Section 1.5, page 18 1.8.3 IDE Support 1.8.3.1 IDE Interfaces The ICH2's IDE controller has two independent bus-mastering IDE interfaces that can be independently enabled. The IDE interfaces support the following modes: • Programmed I/O (PIO): processor controls data transfer. • 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec. • Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec. • ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible. • ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH2's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.  NOTE ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling. The IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes listed in Section 4.4.4.1 on page 105. The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS. 27

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
Product Description
27
OM12389
82801BA
I/O Controller Hub
(ICH2)
USB ports (2)
USB
Back panel USB connectors
adjacent to the audio connectors
USB ports (2)
Front panel USB connector
Figure 6.
USB Port Configuration for Boards with the SMSC LPC47M132 I/O Controller
For information about
Refer to
The location of the USB connectors on the back panel
Figure 10, page 52
The signal names of the back panel USB connectors
Table 19, page 53
The location of the front panel USB connector
Figure 15, page 68
The signal names of the front panel USB connector
Table 43, page 69
The USB specification and UHCI
Section 1.5, page 18
1.8.3
IDE Support
1.8.3.1
IDE Interfaces
The ICH2’s IDE controller has two independent bus-mastering IDE interfaces that can be
independently enabled.
The IDE interfaces support the following modes:
•
Programmed I/O (PIO):
processor controls data transfer.
•
8237-style DMA:
DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
•
Ultra DMA:
DMA protocol on IDE bus supporting host and target throttling and transfer rates
of up to 33 MB/sec.
•
ATA-66:
DMA protocol on IDE bus supporting host and target throttling and transfer rates of
up to 66 MB/sec.
ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
•
ATA-100:
DMA protocol on IDE bus allows host and target throttling.
The ICH2’s ATA-100
logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to
88 MB/sec.
NOTE
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections,
noise, and inductive coupling.
The IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices using
the transfer modes listed in Section 4.4.4.1 on page 105.
The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS)
translation modes.
The drive reports the transfer rate and translation mode to the BIOS.