Intel D845HV Product Specification - Page 47

Some additional I/O addresses are not available due to ICH2 address aliassing.

Page 47 highlights

Technical Reference Table 13. I/O Map (continued) Address (hex) 96 contiguous bytes starting on a 128-byte divisible boundary 64 contiguous bytes starting on a 64-byte divisible boundary 64 contiguous bytes starting on a 64-byte divisible boundary 32 contiguous bytes starting on a 32-byte divisible boundary 16 contiguous bytes starting on a 16-byte divisible boundary 4096 contiguous bytes starting on a 4096-byte divisible boundary 256 contiguous bytes starting on a 256-byte divisible boundary 64 contiguous bytes starting on a 64-byte divisible boundary 256 contiguous bytes starting on a 256-byte divisible boundary 32 contiguous bytes starting on a 32-byte divisible boundary 96 contiguous bytes starting on a 128-byte divisible boundary Description ICH2 (ACPI + TCO) D845HV/D845WN board resource Onboard audio controller ICH2 (USB controller #1) ICH2 (SMBus) Intel 82801BA PCI bridge ICH2 audio mixer ICH2 audio bus mixer ICH2 modem mixer ICH2 (USB controller #2) LPC47M142 * Default, but can be changed to another address range. ** Dword access only. *** Byte access only.  NOTE Some additional I/O addresses are not available due to ICH2 address aliassing. For information about ICH2 addressing Refer to Section 1.3 on page 17 47

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128

Technical Reference
47
Table 13.
I/O Map
(continued)
Address (hex)
Description
96 contiguous bytes starting on a 128-byte
divisible boundary
ICH2 (ACPI + TCO)
64 contiguous bytes starting on a 64-byte
divisible boundary
D845HV/D845WN board resource
64 contiguous bytes starting on a 64-byte
divisible boundary
Onboard audio controller
32 contiguous bytes starting on a 32-byte
divisible boundary
ICH2 (USB controller #1)
16 contiguous bytes starting on a 16-byte
divisible boundary
ICH2 (SMBus)
4096 contiguous bytes starting on a 4096-byte
divisible boundary
Intel 82801BA PCI bridge
256 contiguous bytes starting on a 256-byte
divisible boundary
ICH2 audio mixer
64 contiguous bytes starting on a 64-byte
divisible boundary
ICH2 audio bus mixer
256 contiguous bytes starting on a 256-byte
divisible boundary
ICH2 modem mixer
32 contiguous bytes starting on a 32-byte
divisible boundary
ICH2 (USB controller #2)
96 contiguous bytes starting on a 128-byte
divisible boundary
LPC47M142
*
Default, but can be changed to another address range.
**
Dword access only.
***
Byte access only.
NOTE
Some additional I/O addresses are not available due to ICH2 address aliassing.
For information about
Refer to
ICH2 addressing
Section 1.3 on page 17