Intel D845HV Product Specification - Page 61
Add-in Board and Peripheral Interface Connectors
View all Intel D845HV manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 61 highlights
Technical Reference 2.8.2.4 Add-in Board and Peripheral Interface Connectors Figure 13 shows the location of the add-in board connector and peripheral connectors for the D845HV board. Note the following considerations for the PCI bus connectors (for both boards): • All of the PCI bus connectors are bus master capable. • PCI bus connector 1 has SMBus signals routed to it. This enables PCI bus add-in boards with SMBus support to access sensor data on the board. The specific SMBus signals are as follows: The SMBus clock line is connected to pin A40 The SMBus data line is connected to pin A41 A B C DE 40 2 1 39 40 1 2 1 2 34 1 33 39 Item A B C D E F G H I I H G Description Communication and networking riser (CNR) PCI bus connector 3 PCI bus connector 2 PCI bus connector 1 AGP connector Diskette drive Primary IDE Secondary IDE SCSI LED (Optional) F OM11432 For more information see: Table 35 Table 36 Table 36 Table 36 Table 37 Table 38 Table 39 Table 39 Table 40 Figure 13. D845HV Add-in Board and Peripheral Interface Connectors 61