Lenovo PC 300PL Technical Information Manual 6275, 6285 - Page 19

PCI-to-ISA Bridge, USB Interface

Get Lenovo PC 300PL PDF manuals and user guides View all Lenovo PC 300PL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 19 highlights

Chapter 2. System-Board Features The IDE devices receive their power through a four-position power cable containing +5, +12, and ground voltage. When adding devices to the IDE interface, one device is designated as the master device and another is designated as the slave or subordinate device. These designations are determined by switches or jumpers on each device. There are two IDE ports, one designated 'Primary' and the other 'Secondary,' allowing for up to four devices to be attached. The total number of physical IDE devices is dependent on the mechanical package. For the IDE interface, no resource assignments are given in the system memory or the direct memory access (DMA) channels. For information on the resource assignments, see "Input/Output Address Map" on page 64 and Figure 51 on page 68 (for IRQ assignments). Two connectors are provided on the riser for the IDE interface. For information on the connector pin assignments, see "IDE Connectors" on page 58. PCI-to-ISA Bridge On the system board, the Intel PIIX4E provides the interface between the peripheral component interface (PCI) and industry standard architecture (ISA) buses. The chip set is used to convert PCI bus cycles to ISA bus cycles; the chip set also includes all the subsystems of the ISA bus, including two cascaded interrupt controllers, two DMA controllers with four 8-bit and three 16-bit channels, three counters equivalent to a programmable interval timer, and power management. The PCI bus operates at 33 MHz. The ISA bus operates at 8.25 MHz. For the ISA bus, no resource assignments are given in the system memory or the DMA channels. For information on resource assignments, see "Input/Output Address Map" on page 64 and Figure 51 on page 68 (for IRQ assignments). USB Interface Universal serial bus (USB) technology is a standard feature of the computer. Using the chip set, the system board provides the USB interface with two connectors. A USB-enabled device can attach to each connector, and if that device is a hub, multiple peripherals can attach to the hub and be used by the system. The USB connectors use Plug and Play technology for installed devices. The speed of the USB is up to 12 MB/sec with a maximum of 127 peripherals. The USB is compliant with Universal Host Controller Interface Guide 1.0. Features provided by USB technology include: Support for hot pluggable devices Support for concurrent operation of multiple devices Suitable for different device bandwidths Support for up to five meters length from host to hub or from hub to hub Guaranteed bandwidth and low latencies appropriate for specific devices Wide range of packet sizes Limited power to hubs For information on the connector pin assignments for the USB interface, see "USB Port Connectors" on page 60. Chapter 2. System Board Features 7

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
Chapter 2.
System-Board Features
The IDE devices receive their power through a four-position power cable containing +5, +12, and ground
voltage.
When adding devices to the IDE interface, one device is designated as the master device and
another is designated as the slave or subordinate device.
These designations are determined by switches
or jumpers on each device.
There are two IDE ports, one designated 'Primary' and the other 'Secondary,'
allowing for up to four devices to be attached.
The total number of physical IDE devices is dependent on
the mechanical package.
For the IDE interface, no resource assignments are given in the system memory or the direct memory
access (DMA) channels.
For information on the resource assignments, see “Input/Output Address Map”
on page
64 and Figure
51 on page
68 (for IRQ assignments).
Two connectors are provided on the riser for the IDE interface.
For information on the connector pin
assignments, see “IDE Connectors” on page
58.
PCI-to-ISA Bridge
On the system board, the Intel PIIX4E provides the interface between the peripheral component interface
(PCI) and industry standard architecture (ISA) buses.
The chip set is used to convert PCI bus cycles to
ISA bus cycles; the chip set also includes all the subsystems of the ISA bus, including two cascaded
interrupt controllers, two DMA controllers with four 8-bit and three 16-bit channels, three counters
equivalent to a programmable interval timer, and power management.
The PCI bus operates at 33 MHz.
The ISA bus operates at 8.25 MHz.
For the ISA bus, no resource assignments are given in the system memory or the DMA channels.
For
information on resource assignments, see “Input/Output Address Map” on page
64 and Figure
51 on
page
68 (for IRQ assignments).
USB Interface
Universal serial bus (USB) technology is a standard feature of the computer.
Using the chip set, the
system board provides the USB interface with two connectors.
A USB-enabled device can attach to each
connector, and if that device is a hub, multiple peripherals can attach to the hub and be used by the
system.
The USB connectors use Plug and Play technology for installed devices.
The speed of the USB
is up to 12
MB/sec with a maximum of 127 peripherals.
The USB is compliant with Universal Host
Controller Interface Guide 1.0.
Features provided by USB technology include:
Support for hot pluggable devices
Support for concurrent operation of multiple devices
Suitable for different device bandwidths
Support for up to five meters length from host to hub or from hub to hub
Guaranteed bandwidth and low latencies appropriate for specific devices
Wide range of packet sizes
Limited power to hubs
For information on the connector pin assignments for the USB interface, see “USB Port Connectors” on
page 60.
Chapter 2.
System Board Features
7