Lenovo PC 300PL Technical Information Manual 6275, 6285 - Page 79

PCI Configuration Space Map, of 2. DMA I/O Address Map

Get Lenovo PC 300PL PDF manuals and user guides View all Lenovo PC 300PL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 79 highlights

Appendix B. System Address Maps Figure 50 (Page 2 of 2). DMA I/O Address Map Address (Hex) Description 00C8 Channel 6, Memory Address register 00CA Channel 6, Transfer Count register 00CC Channel 7, Memory Address register 00CE Channel 7, Transfer Count register 00D0 Channels 4-7, Read Status/Write Command register 00D2 Channels 4-7, Write Request register 00D4 Channels 4-7, Write Single Mask register bit 00D6 Channels 4-7, Mode register (write) 00D8 Channels 4-7, Clear byte pointer (write) 00DA Channels 4-7, Master clear (write)/temp (read) 00DC Channels 4-7, Clear Mask register (write) 00DE Channels 4-7, Write All Mask register bits 00DF Channels 5-7, 8- or 16-bit mode select Bits 00-15 00-15 00-15 00-15 00-07 00-02 00-02 00-07 N/A 00-07 00-03 00-03 00-07 Byte Pointer Yes Yes Yes Yes PCI Configuration Space Map Bus Number (hex) 00 00 00 00 00 00 01 00 Device Number (hex) 00 01 02 02 02 02 00 03 Function Number (hex) 00 00 00 01 02 03 00 00 Description Intel 84440BX (Host bridge) Intel 84440BX Intel 82371AB PCI/ISA bus Intel 82371AB IDE bus master Intel 82371AB USB Intel 82371AB power management S3 TRIO AGP controller Ethernet controller 3 Upper byte of memory address register. Appendix B. System Address Maps 67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
Appendix B.
System Address Maps
PCI Configuration Space Map
Figure 50 (Page 2 of 2). DMA I/O Address Map
Address (Hex)
Description
Bits
Byte Pointer
00C8
Channel 6, Memory Address register
00–15
Yes
00CA
Channel 6, Transfer Count register
00–15
Yes
00CC
Channel 7, Memory Address register
00–15
Yes
00CE
Channel 7, Transfer Count register
00–15
Yes
00D0
Channels 4–7, Read Status/Write Command register
00–07
00D2
Channels 4–7, Write Request register
00–02
00D4
Channels 4–7, Write Single Mask register bit
00–02
00D6
Channels 4–7, Mode register (write)
00–07
00D8
Channels 4–7, Clear byte pointer (write)
N/A
00DA
Channels 4–7, Master clear (write)/temp (read)
00–07
00DC
Channels 4–7, Clear Mask register (write)
00–03
00DE
Channels 4–7, Write All Mask register bits
00–03
00DF
Channels 5–7, 8- or 16-bit mode select
00–07
Bus Number (hex)
Device Number
(hex)
Function Number
(hex)
Description
00
00
00
Intel 84440BX (Host bridge)
00
01
00
Intel 84440BX
00
02
00
Intel 82371AB PCI/ISA bus
00
02
01
Intel 82371AB IDE bus master
00
02
02
Intel 82371AB USB
00
02
03
Intel 82371AB power management
01
00
00
S3 TRIO AGP controller
00
03
00
Ethernet controller
3
Upper byte of memory address register.
Appendix B.
System Address Maps
67