EVGA 132-YW-E179-TR User Guide - Page 80

Test Video Memory and display Logos

Page 80 highlights

Code 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40 Name Clock Gen Setup BDA Reserved CPU Speed detect Reserved Init video Reserved Video memory test Reserved Reserved Reserved Reserved Reserved Early keyboard reset Reserved Test DMA Controller 0 Reserved Test DMA Controller 1 Reserved Test DMA Page Registers Reserved Reserved Test Timer Reserved Test 8259-1 Mask Reserved Test 8259-2 Award POST Codes Description Init onboard clock generator and sensor Setup BIOS DATA AREA (BDA) Chipset programming and CPU Speed detect Initialize Video Test Video Memory and display Logos Early Keyboard Reset Test DMA channel 0 Test DMA channel 1 Test DMA Page Registers Test 8254 Timer 0 Counter 2. Verify 8259 Channel 1 masked interrupts by alternately turning off and on the interrupt lines. Verify 8259 Channel 2 masked interrupts by

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84

Award POST Codes
Code
Name
Description
26
Clock Gen
Init onboard clock generator and sensor
27
Setup BDA
Setup BIOS DATA AREA (BDA)
28
Reserved
29
CPU Speed
detect
Chipset programming and CPU Speed detect
2A
Reserved
2B
Init video
Initialize Video
2C
Reserved
2D
Video memory
test
Test Video Memory and display Logos
2E
Reserved
2F
Reserved
30
Reserved
31
Reserved
32
Reserved
33
Early keyboard
reset
Early Keyboard Reset
34
Reserved
35
Test DMA
Controller 0
Test DMA channel 0
36
Reserved
37
Test DMA
Controller 1
Test DMA channel 1
38
Reserved
39
Test DMA Page
Registers
Test DMA Page Registers
3A
Reserved
3B
Reserved
3C
Test Timer
Test 8254 Timer 0 Counter 2.
3D
Reserved
3E
Test 8259-1
Mask
Verify 8259 Channel 1 masked interrupts by
alternately turning off and on the interrupt lines.
3F
Reserved
40
Test 8259-2
Verify 8259 Channel 2 masked interrupts by