Intel SAI2 Product Specification - Page 13

SAI2 Server Board Architecture Overview - dual pentium iii socket 370

Page 13 highlights

SAI2 Server Board TPS SAI2 Server Board Architecture Overview 2. SAI2 Server Board Architecture Overview The architecture of the SAI2 server board is based on a design that supports dual-processor operation with Intel Pentium III processors and the ServerWorks ServerSet III LE chipset. The SAI2 server contains embedded devices for video, Network Interface Card (NIC), and IDE. The SAI2 server board also provides support for basic monitoring hardware, and interrupt control that supports dual-processor and PC/AT compatible operation. The section provides an overview of the following SAI2 subsystems: • Pentium III processor subsystem • SeverWorks* ServerSet* III LE chipset • Memory • PCI subsystem • Chipset support components 2.1 Intel® Pentium® III Processor Subsystem The SAI2 server board is designed to accommodate one or two Intel Pentium III processors for the PGA370 socket. The Pentium III processor for the PGA370 socket uses the same core and offers the same performance as the Intel Pentium III processor for the SC242 connector, but utilizes a FC-PGA. This package utilizes the same 370-pin zero-insertion force socket (PGA370) used by the Intel® Celeron™ processor. 2.1.1 Supported Processor Types The table below summarizes the processors that are planned for the SAI2 server board: Table 1. SAI2 Server Board Supported Processors Speed 1.00 GHz 1.13 GHz 1.26 GHz FSB Frequency 133 MHz 133 MHz 133 MHz Cache Size 256K 512K 512K 2.1.2 Dual Processor Operation The Pentium III processor interface is designed to be multi-processor ready. Each processor contains a local Intel® Advanced Programmable Interrupt Controller (APIC) section for interrupt handling. When two processors are installed, both processors must be of identical revision, core voltage, and bus/core speeds. Revision 1.0 3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82

SAI2 Server Board TPS
SAI2 Server Board Architecture Overview
Revision 1.0
3
2.
SAI2 Server Board Architecture Overview
The architecture of the SAI2 server board is based on a design that supports dual-processor
operation with Intel Pentium III processors and the ServerWorks ServerSet III LE chipset.
The SAI2 server contains embedded devices for video, Network Interface Card (NIC), and IDE.
The SAI2 server board also provides support for basic monitoring hardware, and interrupt
control that supports dual-processor and PC/AT compatible operation.
The section provides an overview of the following SAI2 subsystems:
Pentium III processor subsystem
SeverWorks* ServerSet* III LE chipset
Memory
PCI subsystem
Chipset support components
2.1
Intel® Pentium® III Processor Subsystem
The SAI2 server board is designed to accommodate one or two Intel Pentium III processors for
the PGA370 socket. The Pentium III processor for the PGA370 socket uses the same core and
offers the same performance as the Intel Pentium III processor for the SC242 connector, but
utilizes a FC-PGA. This package utilizes the same 370-pin zero-insertion force socket
(PGA370) used by the Intel® Celeron™ processor.
2.1.1
Supported Processor Types
The table below summarizes the processors that are planned for the SAI2 server board:
Table 1. SAI2 Server Board Supported Processors
Speed
FSB Frequency
Cache Size
1.00 GHz
133 MHz
256K
1.13 GHz
133 MHz
512K
1.26 GHz
133 MHz
512K
2.1.2
Dual Processor Operation
The Pentium III processor interface is designed to be multi-processor ready. Each processor
contains a local Intel
®
Advanced Programmable Interrupt Controller (APIC) section for interrupt
handling. When two processors are installed, both processors must be of identical revision,
core voltage, and bus/core speeds.