Table of Contents
SAI2 Server Board TPS
Revision 1.0
iv
Table of Contents
1.
Introduction
........................................................................................................................
1
1.1
Purpose
.........................................................................................................................
1
1.2
Audience
.......................................................................................................................
1
1.3
SAI2 Server Board Feature Overview
............................................................................
1
1.4
SAI2 Server Board Block Diagram
................................................................................
2
2.
SAI2 Server Board Architecture Overview
.......................................................................
3
2.1
IntelĀ® PentiumĀ® III Processor Subsystem
.....................................................................
3
2.1.1
Supported Processor Types
....................................................................................
3
2.1.2
Dual Processor Operation
........................................................................................
3
2.1.3
PGA370 Socket
.......................................................................................................
4
2.1.4
Processor Bus Termination / Regulation / Power
.....................................................
4
2.1.5
APIC Bus
.................................................................................................................
4
2.1.6
Boxed Processors
....................................................................................................
4
2.2
ServerWorks ServerSet III LE Chipset
..........................................................................
5
2.3
Memory
.........................................................................................................................
5
2.4
PCI I/O Subsystem
........................................................................................................
6
2.4.1
64-bit / 66 MHz PCI Subsystem
...............................................................................
6
2.4.2
32-bit/33 MHz PCI Subsystem
.................................................................................
6
2.5
Chipset Support Components
.....................................................................................
12
2.5.1
Legacy I/O (Super I/O) National* PC87417
............................................................
12
2.5.2
BIOS Flash
............................................................................................................
13
2.5.3
External Device Connectors
...................................................................................
13
2.6
Interrupt Routing
.........................................................................................................
13
2.6.1
Default I/O APIC
....................................................................................................
14
2.6.2
Extended I/O APIC
................................................................................................
14
2.6.3
PCI IDs
..................................................................................................................
17
2.6.4
Relationship between PCI IRQ and PCI Device
.....................................................
17
2.7
ACPI
............................................................................................................................
18
2.8
AC Link Mode
..............................................................................................................
18
2.9
Wake On LAN Function
..............................................................................................
18
3.
Basic Input Output System (BIOS)
.................................................................................
19