Sharp ER-A450T Service Manual - Page 15

I/R input from I/R unit NU +5V

Page 15 highlights

3) Pin description Pin Signal No. name 1 RF 2 JF 3 PCUT 4 FCUT 5 VF 6 STAMP 7 SLFS 8 SLRS 9 SLMTD 10 RES 11 TRG 12 TRG 13 POFF 14 INT1 15 HTS1 16 SCK1 17 STH1 18 RAS VZ 19 - 20 VCC 21 GND 22 INTMCR 23 VRESC 24 SLTMG 25 SLRST 26 AS 27 RD 28 WR 29 φ 30 SDT7 31 SDT6 32 SDT5 33 GND 34 SDT4 35 SDT3 36 SDT2 37 SDT1 38 D0 39 D1 40 D2 41 D3 42 GND 43 D4 44 D5 45 D6 46 D7 47 SPRQ 48 RESET 49 SHEN 50 INT3 In/ Out Function Out Receipt side paper feed solenoid (NU) Out Journal side paper feed solenoid (NU) Out Printer partial cut signal (NU) Out Printer auto cut signal (NU) Out Multi line validation paper feed (NU) Out Printer stamp signal (NU) Out Slip printer paper feed singnal (NU) Out Slip printer release signal (NU) Out Slip printer motor drive signal (NU) Out Peripheral output reset Out Dot head trigger signal (NU) Out Dot head trigger signal (NU) In Power off signal input In (NU) Out 8 bit serial port output (for CKDC8) Out Serial port shift clock output (for CKDC8) In 8 bit serial port input (for CKDC8) - Chip select (NU) - Nu - +5V - GND - Interrupt (NU) Out Turns active when reset and power down is met In Slip printer timing signal (NU) In Slip printer reset signal (NU) In Address strobe In Read strobe In Write strobe In (φ) System clock (9.83 MHz) Out Slip printer printhead drive signal (dot7) (NU) Out Slip printer printhead drive signal (dot6) (NU) Out Slip printer printhead drive signal (dot5) (NU) - GND Out Slip printer printhead drive signal (dot4) (NU) Out Slip printer printhead drive signal (dot3) (NU) Out Slip printer printhead drive signal (dot2) (NU) Out Slip printer printhead drive signal (dot1) (NU) I/O Data bus 0 I/O Data bus 1 I/O Data bus 2 I/O Data bus 3 - GND I/O Data bus 4 I/O Data bus 5 I/O Data bus 6 I/O Data bus 7 Out SSP interrupt request to CPU In MPCA reset In Shift enable from CKDC8 In Interrupt signal (Nu) Pin Signal In/ No. name Out Function 51 RXD2 Out 8 bit serial port output to CPU 52 TXD2 In 8 bit serial port input from CPU 53 SCK2 In Serial port shift clock input from CPU. 54 IRQ0 Out Interrupt request to CPU 55 A0 In Address bus 0 56 A1 In Address bus 1 57 A2 In Address bus 2 58 A3 In Address bus 3 59 A4 In Address bus 4 60 A5 In Address bus 5 61 GND - GND 62 VCC - +5V 63 A6 In Address bus 6 64 A7 In Address bus 7 65 A8 In Address bus 8 66 A9 In Address bus 9 67 A10 In Address bus 10 68 A11 In Address bus 11 69 A12 In Address bus 12 70 A13 In Address bus 13 71 A14 In Address bus 14 72 A15 In Address bus 15 73 A16 In Address bus 16 74 A17 In Address bus 17 75 A18 In Address bus 18 76 A19 In Address bus 19 77 A20 In Address bus 20 78 A21 In Address bus 21 79 A22 In Address bus 22 80 LCDC - LCD CS (NU) 81 A23 In Address bus 23 82 TRGI In Dot pulse control/drive signal (NU: GND) 83 PTMG Out Printer timing signal to CPU 84 PRST Out Printer reset signal to CPU 85 RDY In Ready from FMC unit 86 IPLON In To option connector (NU) +5V 87 MD1 In Mode select input (GND) 88 MD0 In Mode select input (GND) 89 TEST In +5V 90 MA15 - Image address 15 91 MA18 - Nu 92 MA19 - Nu 93 RCVRDY1 - Nu: +5V 94 RCVRDY2 - Nu: +5V 95 RC0 - Remote control encord signal for CPU (NU) 96 IRTX - I/R output for LED (NU) 97 UASCK - I/R serial data shift clock (NU) 98 UARX - I/R serial data for CPU (NU) 99 UATX - I/R serial data from CPU (NU) +5V 100 VCC - +5V 101 GND - GND 102 IRRX - I/R input from I/R unit (NU) +5V 103 RCI - I/R input from I/R unit (NU) +5V 104 DAX1 - System clock (NU) 105 DAX2 - Nu 106 MCR1 - Nu 4 - 7

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76

3) Pin description
Pin
No.
Signal
name
In/
Out
Function
1
RF
Out
Receipt side paper feed solenoid (NU)
2
JF
Out
Journal side paper feed solenoid (NU)
3
PCUT
Out
Printer partial cut signal (NU)
4
FCUT
Out
Printer auto cut signal (NU)
5
VF
Out
Multi line validation paper feed (NU)
6
STAMP
Out
Printer stamp signal (NU)
7
SLFS
Out
Slip printer paper feed singnal (NU)
8
SLRS
Out
Slip printer release signal (NU)
9
SLMTD
Out
Slip printer motor drive signal (NU)
10
RES
Out
Peripheral output reset
11
TRG
Out
Dot head trigger signal (NU)
12
TRG
Out
Dot head trigger signal (NU)
13
POFF
In
Power off signal input
14
INT1
In
(NU)
15
HTS1
Out
8 bit serial port output (for CKDC8)
16
SCK1
Out
Serial port shift clock output (for CKDC8)
17
STH1
In
8 bit serial port input (for CKDC8)
18
RAS VZ
Chip select (NU)
19
Nu
20
VCC
+5V
21
GND
GND
22
INTMCR
Interrupt (NU)
23
VRESC
Out
Turns active when reset and power
down is met
24
SLTMG
In
Slip printer timing signal (NU)
25
SLRST
In
Slip printer reset signal (NU)
26
AS
In
Address strobe
27
RD
In
Read strobe
28
WR
In
Write strobe
29
φ
In
(
φ
) System clock (9.83 MHz)
30
SDT7
Out
Slip printer printhead drive signal (dot7)
(NU)
31
SDT6
Out
Slip printer printhead drive signal (dot6)
(NU)
32
SDT5
Out
Slip printer printhead drive signal (dot5)
(NU)
33
GND
GND
34
SDT4
Out
Slip printer printhead drive signal (dot4)
(NU)
35
SDT3
Out
Slip printer printhead drive signal (dot3)
(NU)
36
SDT2
Out
Slip printer printhead drive signal (dot2)
(NU)
37
SDT1
Out
Slip printer printhead drive signal (dot1)
(NU)
38
D0
I/O
Data bus 0
39
D1
I/O
Data bus 1
40
D2
I/O
Data bus 2
41
D3
I/O
Data bus 3
42
GND
GND
43
D4
I/O
Data bus 4
44
D5
I/O
Data bus 5
45
D6
I/O
Data bus 6
46
D7
I/O
Data bus 7
47
SPRQ
Out
SSP interrupt request to CPU
48
RESET
In
MPCA reset
49
SHEN
In
Shift enable from CKDC8
50
INT3
In
Interrupt signal (Nu)
Pin
No.
Signal
name
In/
Out
Function
51
RXD2
Out
8 bit serial port output to CPU
52
TXD2
In
8 bit serial port input from CPU
53
SCK2
In
Serial port shift clock input from CPU.
54
IRQ0
Out
Interrupt request to CPU
55
A0
In
Address bus 0
56
A1
In
Address bus 1
57
A2
In
Address bus 2
58
A3
In
Address bus 3
59
A4
In
Address bus 4
60
A5
In
Address bus 5
61
GND
GND
62
VCC
+5V
63
A6
In
Address bus 6
64
A7
In
Address bus 7
65
A8
In
Address bus 8
66
A9
In
Address bus 9
67
A10
In
Address bus 10
68
A11
In
Address bus 11
69
A12
In
Address bus 12
70
A13
In
Address bus 13
71
A14
In
Address bus 14
72
A15
In
Address bus 15
73
A16
In
Address bus 16
74
A17
In
Address bus 17
75
A18
In
Address bus 18
76
A19
In
Address bus 19
77
A20
In
Address bus 20
78
A21
In
Address bus 21
79
A22
In
Address bus 22
80
LCDC
LCD CS (NU)
81
A23
In
Address bus 23
82
TRGI
In
Dot pulse control/drive signal (NU: GND)
83
PTMG
Out
Printer timing signal to CPU
84
PRST
Out
Printer reset signal to CPU
85
RDY
In
Ready from FMC unit
86
IPLON
In
To option connector (NU) +5V
87
MD1
In
Mode select input (GND)
88
MD0
In
Mode select input (GND)
89
TEST
In
+5V
90
MA15
Image address 15
91
MA18
Nu
92
MA19
Nu
93
RCVRDY1
Nu: +5V
94
RCVRDY2
Nu: +5V
95
RC0
Remote control encord signal for CPU
(NU)
96
IRTX
I/R output for LED (NU)
97
UASCK
I/R serial data shift clock (NU)
98
UARX
I/R serial data for CPU (NU)
99
UATX
I/R serial data from CPU (NU) +5V
100
VCC
+5V
101
GND
GND
102
IRRX
I/R input from I/R unit (NU) +5V
103
RCI
I/R input from I/R unit (NU) +5V
104
DAX1
System clock (NU)
105
DAX2
Nu
106
MCR1
Nu
4 – 7