Sharp GX20 Service Manual - Page 152
MPEG4ASIC clock 15.36 MHz/CPU supply XIN clock
View all Sharp GX20 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 152 highlights
GX20 Pin No. 57 58 59 60 61 62* 63 64 65 66 67 68 69 70 71 72 73 Terminal name SUBDB0 SUBDB2 HSD5 DB0 HSD4 EXCS_B2 GDATA[5] (G5) GDATA[4] (G4) GDATA[3] (G3) SUBDB3 SUBDB4 HSD7 DB1 DB2 DB3 DB4 STKCHK Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Output Output Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102* 103* 104 105 106 107 108 109* 110 111 112 113 114 115 116 117 VDDCORE GND VDDIO GDATA[2] (G2) SUBDB5 BSCLK SUBCK DB5 VDDIO GND VDDCORE CAMCK GDATA[1] (G1) GDATA[0] (G0) RDATA[5] (R5) RDATA[4] (R4) VDDCORE PWMLCD/ PORT4 BSBLK_B DB6 DB7 DB8 DB9 VDDIO RDATA[3] (R3) RDATA[2] (R2) RDATA[1] (R1) RDATA[0] (R0) MP4_P0 EXCS_B0 BSPIXEL7 BSVS_B DB10 DB11 DB12 MP4_PLLCK SUBDB7 GND DA0 BSPIXEL0 DCS_B VDDIO BSPIXEL6 SE_DO/PORT0 - - - Output Input/Output Input/Output Output Input/Output - - - Output Output Output Output Output - Output Input/Output Input/Output Input/Output Input/Output Input/Output - Output Output Output Output Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Output Input/Output - Input/Output Input/Output Input - Input/Output Output 118 DB13 Input/Output CONFIDENTIAL Description of terminal Data bus for External display Data bus for External display Data bus for high-speed serial transfer Data bus Data bus for high-speed serial transfer Chip select output 2 (internal decode output) Display panel G output signal Display panel G output signal Display panel G output signal Data bus for External display Data bus for External display Data bus for high-speed serial transfer Data bus Data bus Data bus Data bus Setting BS-related output terminal to Hi-z when a stack is installed (Connected to GND normally) CORE Power supply 1.8 V (1.6 V~ 2.0 V) Logic ground IO Power supply 3.0 V (2.7 V~ 3.3 V) Display panel G output signal Data bus for External display External Bit Stream data clock Clock for External display Data bus IO Power supply 3.0 V (2.7 V~ 3.3 V) Logic ground CORE Power supply 1.8 V (1.6 V~ 2.0 V) Clock for camera operation Display panel G output signal Display panel G output signal Display panel R output signal Display panel R output signal CORE Power supply 1.8 V (1.6 V~ 2.0 V) PWM LCD output General-purpose PORT output (default) External Bit Stream data effective signal ("High" is active when transferring the data) Data bus Data bus Data bus Data bus IO Power supply 3.0 V (2.7 V~ 3.3 V) Display panel R output signal Display panel R output signal Display panel R output signal Display panel R output signal MPEG4 control Chip select output 0 (internal decode output) External Bit Stream data bus External Bit Stream vertical synchronization signal ("Low" is active) Data bus Data bus Data bus MPEG4ASIC clock 15.36 MHz/CPU supply XIN clock Data bus for External display Logic ground Address input for chip select decode External Bit Stream data bus Chip select input dedicated for chip select decode IO Power supply 3.0 V (2.7 V~ 3.3 V) External Bit Stream data bus Data output for 4-wire serial IF (default) General-purpose PORT output Data bus 6 - 20