Hitachi HTS541010G9AT00 Specifications - Page 58
Device Control Register, Device Register
UPC - 000061425019
View all Hitachi HTS541010G9AT00 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 58 highlights
This register contains the command code being sent to the device. Command execution begins immediately after this register is written. All other registers required for the command must be set up before writing the Command Register. 9.3 Device Control Register Table 25: Device Control Register Device Control Register 7 6 5 4 3 2 1 0 - - - - 1 SRST -IEN 0 Bit Definitions SRST (RST) Software Reset. The device is held reset when RST=1. Setting RST=0 re-enables the device. The host must set RST=1 and wait for at least 5 microseconds before setting RST=0, to ensure that the device recognizes the resest. -IEN Interrupt Enable. When IEN=0, and the device is selected, device interurupts to the host will be enabled. When IEN=1, or the device is not selected, device interrupts to the host will be disabled. 9.4 Device Register Table 26: Device Register Device Control Register 7 6 5 4 3 2 1 0 1 L 1 DRV HS3 HS2 HS1 HS0 This register contains the device and head numbers. Bit Definitions L Binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode. DRV When DRV=0, device 0 (master) is selected. When DRV=1, device 1 (slave) is selected. HS3, HS2, HS1, HS0 The HS3 through HSO contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27. Travelstar 5K100 (Serial ATA) Hard Disk Drive Specification 46