Intel S1200RP Service Guide - Page 86

Back to, L3 Cache RAM - s1200rps

Get Intel S1200RP PDF manuals and user guides View all Intel S1200RP manuals
Add to My Manuals
Save this manual to your list of manuals

Page 86 highlights

Server Utilities Help Text: Comments: Information only. Displays the Processor Signature value (from the CPUID instruction) identifying the type of processor and the stepping. S1200RP series boards have a single Processor ID display. Back to [Advanced Screen] - [Screen Map] 2. Processor Frequency Option Values: Help Text: Comments: Information only. Displays current operating frequency of the processor. Back to [Advanced Screen] - [Screen Map] 3. Microcode Revision Option Values: Help Text: Comments: Information only. Displays Revision Level of the currently loaded processor microcode. Back to [Advanced Screen] - [Screen Map] 4. L1 Cache RAM Option Values: Help Text: Comments: Information only. Displays size in KB of the processor L1 Cache. Since L1 cache is not shared between cores, this is shown as the amount of L1 cache per core. There are two types of L1 cache, so this amount is the total of L1 Instruction Cache plus L1 Data Cache for each core. Back to [Advanced Screen] - [Screen Map] 5. L2 Cache RAM Option Values: Help Text: Comments: Information only. Displays size in KB of the processor L2 Cache. Since L2 cache is not shared between cores, this is shown as the amount of L2 cache per core. Back to [Advanced Screen] - [Screen Map] 6. L3 Cache RAM Option Values: Help Text: Comments: Information only. Displays size in MB of the processor L3 Cache. Since L3 cache is shared between all cores in a processor package, this is shown as the total amount of L3 cache per processor package. Back to [Advanced Screen] - [Screen Map] 7. Processor Version Option Values: 74 Intel® Server System R1000RP Service Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
Server Utilities
74
Intel
®
Server System R1000RP Service Guide
Help Text:
<None>
Comments:
Information only.
Displays the Processor Signature value (from the
CPUID instruction) identifying the type of processor and the stepping.
S1200RP series boards have a single Processor ID display.
Back to [
Advanced Screen
]
—
[
Screen Map
]
2.
Processor Frequency
Option Values:
<Current Processor Operating Frequency>
Help Text:
<None>
Comments:
Information only.
Displays current operating frequency of the processor.
Back to [
Advanced Screen
]
—
[
Screen Map
]
3.
Microcode Revision
Option Values:
<Microcode Revision Number>
Help Text:
<None>
Comments:
Information only.
Displays Revision Level of the currently loaded
processor microcode.
Back to [
Advanced Screen
]
—
[
Screen Map
]
4.
L1 Cache RAM
Option Values:
<L1 cache size>
Help Text:
<None>
Comments:
Information only.
Displays size in KB of the processor L1 Cache. Since
L1 cache is not shared between cores, this is shown as the amount of L1 cache per core. There
are two types of L1 cache, so this amount is the total of L1 Instruction Cache plus L1 Data
Cache for each core.
Back to [
Advanced Screen
]
—
[
Screen Map
]
5.
L2 Cache RAM
Option Values:
<L2 cache size>
Help Text:
<None>
Comments:
Information only.
Displays size in KB of the processor L2 Cache. Since
L2 cache is not shared between cores, this is shown as the amount of L2 cache per core.
Back to [
Advanced Screen
]
—
[
Screen Map
]
6.
L3 Cache RAM
Option Values:
<L3 cache size>
Help Text:
<None>
Comments:
Information only.
Displays size in MB of the processor L3 Cache. Since
L3 cache is shared between all cores in a processor package, this is shown as the total amount
of L3 cache per processor package.
Back to [
Advanced Screen
]
—
[
Screen Map
]
7.
Processor Version
Option Values:
<ID string from processor>