NVIDIA FX4500 User Guide - Page 69
Signal Format Details Structure, P-Buffer Format Defines, define NVGVOPBUFFERFORMAT_R8G8B8Z24
 |
UPC - 054213211456
View all NVIDIA FX4500 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 69 highlights
Chapter 05 : API Control NVFLOAT fFrameRate; NVINTERLACEMODE interlaceMode; NVVIDEOSTANDARD videoStandard; NVVIDEOTYPE classification videoType; }; // Frame rate // Interlace mode // SMPTE standards format // HD or SD signal Signal Format Details Structure struct NVGVOSIGNALFORMATDETAIL { WORD cbSize; // Caller sets to sizeof(NVGVOSIGNALFORMATDETAIL) NVGVOSIGNALFORMAT signalFormat; value // Signal format enumerated char szValueName[NVVALUENAME_MAXLEN]; // Signal format name, in the form: t] // \t\tHz\t()[\ // "480i\t59.94\tHz\t(SMPTE259)\tNTSC" // "1080i\t50.00\tHz\t(SMPTE274)" char szAlternateName[NVVALUENAME_MAXLEN]; // Signal format alternate name (or empty string): // "1080PsF\t25.00\tHz\t(SMPTE274)" NVVIDEOMODE videoMode; // Video mode for signal format }; P-Buffer Format Defines #define NVGVOPBUFFERFORMAT_R8G8B8 #define NVGVOPBUFFERFORMAT_R8G8B8Z24 R8:G8:B8:Z24 0x00000001 // R8:G8:B8 0x00000002 // Quadro 4000/5000/6000 SDI DU-05337-001_v01 | 65
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63
-
64 -
65 -
66 -
67 -
68 -
69 -
70 -
71 -
72 -
73 -
74 -
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90
-
91
-
92
-
93
-
94
-
95
-
96
 |
 |
