Acer AT350 F1 User Manual - Page 71

Sparing mode, Memory population for sparing mode

Page 71 highlights

59 Sparing mode • In this mode, if the system detects degrading memory and did not crash, the data in the failed channel will be copied to the spare channel. The failed channel is then isolated and the spare channel becomes active. However, any uncorrectable error that happens before the isolation will still cause the system to stop normal operation. • Channel 3 is the spare channel. Therefore, the effective size will be reduced by one-third. • Follow the population rules described in the independent mode. • Sparing mode requires that all three channels use identical DIMMs. 1A, 2A and 3A should be the same type, size and manufacturer, likewise for 1B, 2B and 3B. The same rule applies to processor 2. • Intel® Xeon® Processor 5500 Series CPUs do NOT support the memory sparing mode. Memory population for sparing mode Single processor configuration Configuration A B C Channel 1 DIMM slots 1C 1B 1A X X X X X X Channel 2 DIMM slots 2C 2B 2A X X X X X X Channel 3 DIMM slots 3C 3B 3A X X X X X X Notes SR, DR RDIMMs only Notes: 1. Place DIMMs in "X" location. 2. DIMM population must correspond to the above tables. 3. DIMM modules support 1 GB, 2 GB and 4 GB DIMMs. 4. DIMM modules support 8 GB and 16 GB DIMMs (support depends on availability). 5. Do not mix UDIMMs with RDIMMs. 6. 3-DIMM per channel configuration is only available for single/dual rank RDIMM.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184

59
Sparing mode
In this mode, if the system detects degrading memory and did not
crash, the data in the failed channel will be copied to the spare
channel. The failed channel is then isolated and the spare channel
becomes active.
However, any uncorrectable error that happens
before the isolation will still cause the system to stop normal
operation.
Channel 3 is the spare channel. Therefore, the effective size will be
reduced by one-third.
Follow the population rules described in the independent mode.
Sparing mode requires that all three channels use identical DIMMs.
1A, 2A and 3A should be the same type, size and manufacturer,
likewise for 1B, 2B and 3B. The same rule applies to processor 2.
Intel® Xeon® Processor 5500 Series CPUs do
NOT
support the
memory sparing mode.
Memory population for sparing mode
Single processor configuration
Notes:
1. Place DIMMs in “X” location.
2. DIMM population must correspond to the above tables.
3. DIMM modules support 1 GB, 2 GB and 4 GB DIMMs.
4. DIMM modules support 8 GB and 16 GB DIMMs (support
depends on availability).
5. Do not mix UDIMMs with RDIMMs.
6. 3-DIMM per channel configuration is only available for
single/dual rank RDIMM.
Channel 1
DIMM slots
Channel 2
DIMM slots
Channel 3
DIMM slots
Notes
Configuration
1C
1B
1A
2C
2B
2A
3C
3B
3A
A
X
X
X
B
X
X
X
X
X
X
C
X
X
X
X
X
X
X
X
X
SR, DR RDIMMs only