Gigabyte GA-990FXA-UD3 Manual - Page 37

BIOS Setup

Get Gigabyte GA-990FXA-UD3 PDF manuals and user guides View all Gigabyte GA-990FXA-UD3 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 37 highlights

DRAM Configuration CMOS Setup Utility-Copyright (C) 1984-2011 Award Software DRAM Configuration CPU Host Clock Control x CPU Frequency(MHz) Set Memory Clock x Memory Clock DCTs Mode DDR3 Timing Items x 1T/2T Command Timing x CAS# latency x RAS to CAS R/W Delay x Row Precharge Time x Minimum RAS Active Time x TwTr Command Delay x Trfc0 for DIMM1, DIMM3 x Trfc2 for DIMM2, DIMM4 x Write Recovery Time x Precharge Time x Row Cycle Time x RAS to RAS Delay **DCTs Drive Strength** [Auto] 200 [Auto] x6.66 [Unganged] [Auto] Auto Auto Auto Auto Auto Auto Auto Auto Auto Auto Auto Auto DCT0 1333Mhz SPD -9T 9T 9T 24T 5T 110ns -10T 5T 33T 4T Auto -9T 9T 9T 24T 5T 110ns -10T 5T 33T 4T DCT1 Item Help Menu Level  Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults CMOS Setup Utility-Copyright (C) 1984-2011 Award Software DRAM Configuration ProcOdt(ohms) DQS Drive Strength Data Drive Strength MEMCLK Drive Strength Addr/Cmd Drive Strength CS/ODT Drive Strength CKE Drive Strength **DCTs Addr/Cmd Timing** Addr/Cmd Setup Time Addr/Cmd Fine Delay CS/ODT Setup Time CS/ODT Fine Delay CKE Setup Time CKE Fine Delay [Auto] 60 [Auto] 1.0x [Auto] 1.0x [Auto] 1.25x [Auto] 1.5x [Auto] 1.5x [Auto] 1.5x DCT0 [Auto] 1T [Auto] 22/64 [Auto] 1/2T [Auto] 0/64 [Auto] 1/2T [Auto] 0/64 [Auto] 60 [Auto] 1.0x [Auto] 1.0x [Auto] 1.25x [Auto] 1.5x [Auto] 1.5x [Auto] 1.5x DCT1 [Auto] 1/2T [Auto] 0/64 [Auto] 1/2T [Auto] 0/64 [Auto] 1/2T [Auto] 0/64 Item Help Menu Level  Channel Interleaving Bank Interleaving [Enabled] [Enabled] Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults CMOS Setup Utility-Copyright (C) 1984-2011 Award Software DRAM Configuration DQS Training Control CKE Power Down Mode Memclock tri-stating [Skip DQS] [Disabled] [Disabled] Item Help Menu Level  Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults - 37 - ESC: Exit F1: General Help F7: Optimized Defaults BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
- 37 -
BIOS Setup
DRAM Configuration
CMOS Setup Utility-Copyright (C) 1984-2011 Award Software
DRAM Configuration
CPU Host Clock Control
[Auto]
x
CPU Frequency(MHz)
200
Set Memory Clock
[Auto]
x
Memory Clock
x6.66
1333Mhz
DCTs Mode
[Unganged]
DDR3 Timing Items
[Auto]
SPD
Auto
x
1T/2T Command Timing
Auto
--
--
x
CAS# latency
Auto
9T
9T
x
RAS to CAS R/W Delay
Auto
9T
9T
x
Row Precharge Time
Auto
9T
9T
x
Minimum RAS Active Time
Auto
24T
24T
x
TwTr Command Delay
Auto
5T
5T
x
Trfc0 for DIMM1, DIMM3
Auto
110ns
110ns
x
Trfc2 for DIMM2, DIMM4
Auto
--
--
x
Write Recovery Time
Auto
10T
10T
x
Precharge Time
Auto
5T
5T
x
Row Cycle Time
Auto
33T
33T
x
RAS to RAS Delay
Auto
4T
4T
**
DCTs Drive Strength
**
DCT0
DCT1
higf
: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level
CMOS Setup Utility-Copyright (C) 1984-2011 Award Software
DRAM Configuration
higf
: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level
ProcOdt(ohms)
[Auto]
60
[Auto]
60
DQS Drive Strength
[Auto]
1.0x
[Auto]
1.0x
Data Drive Strength
[Auto]
1.0x
[Auto]
1.0x
MEMCLK Drive Strength
[Auto]
1.25x
[Auto]
1.25x
Addr/Cmd Drive Strength
[Auto]
1.5x
[Auto]
1.5x
CS/ODT Drive Strength
[Auto]
1.5x
[Auto]
1.5x
CKE Drive Strength
[Auto]
1.5x
[Auto]
1.5x
**
DCTs Addr/Cmd Timing
**
DCT0
DCT1
Addr/Cmd Setup Time
[Auto]
1T
[Auto]
1/2T
Addr/Cmd Fine Delay
[Auto]
22/64
[Auto]
0/64
CS/ODT Setup Time
[Auto]
1/2T
[Auto]
1/2T
CS/ODT Fine Delay
[Auto]
0/64
[Auto]
0/64
CKE Setup Time
[Auto]
1/2T
[Auto]
1/2T
CKE Fine Delay
[Auto]
0/64
[Auto]
0/64
Channel Interleaving
[Enabled]
Bank Interleaving
[Enabled]
CMOS Setup Utility-Copyright (C) 1984-2011 Award Software
DRAM Configuration
higf
: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level
DQS Training Control
[Skip DQS]
CKE Power Down Mode
[Disabled]
Memclock tri-stating
[Disabled]