Intel S5500WB12V Product Specification - Page 34

Intel, QuickPath Interconnect Intel

Page 34 highlights

Functional Architecture Intel® Server Board S5500WB TPS Figure 14. Installing/Removing Heatsink 3.3.3.3 Removing the Processor Heatsink To remove the heatsink, follow these steps: 1. Loosen the four captive screws on the heatsink corners in a diagonal manner according to the numbers shown in Figure 1 as follows: a) Starting with the screw at location 1, loosen it by giving it two rotations in the anticlockwise direction and stop. (IMPORTANT: Do not fully loosen.) b) Proceed to the screw at location 2 and loosen it by giving it two rotations and stop. c) Loosen screws at locations 3 and 4 by giving each screw two rotations and then stop. d) Repeat steps 1a through 1c by giving each screw two rotations each time until all screws are loosened. 2. Lift the heatsink from the board. 3.3.4 Intel® QuickPath Interconnect (Intel® QPI) Intel® QPI is a cache-coherent, link-based interconnect specification for processor, chipset, and I/O bridge components. You can use it in a wide variety of desktop, mobile, and server platforms spanning IA-32 and Intel® Itanium® architectures. Intel® QPI also provides support for high-performance I/O transfer between I/O nodes. It allows connection to standard I/O buses such as PCI Express*, PCI-X*, PCI (including peer-to-peer communication support), AGP (Accelerated Graphics Port), and so forth, through the appropriate bridges. Each Intel® QPI link consists of 20 pairs of uni-directional differential lanes for the transmitter and receiver plus a differential forwarded clock. A full-width Intel® QPI link pair consists of 84 signals (20 differential pairs in each direction) plus a forwarded differential clock in each direction. Each Intel® 5500 series and 5600 series processor supports two Intel® QPI links, one going to the second processor and one going to the Intel® 5500 chipset IOH. Figure 15. Intel® QPI Link 20 Revision 1.9 Intel order number E53971-008

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117

Functional Architecture
Intel® Server Board S5500WB TPS
20
Revision 1.9
Intel order number E53971-008
Figure 14. Installing/Removing Heatsink
3.3.3.3
Removing the Processor Heatsink
To remove the heatsink, follow these steps:
1.
Loosen the four captive screws on the heatsink corners in a diagonal manner according
to the numbers shown in Figure 1 as follows:
a)
Starting with the screw at location 1, loosen it by giving it
two rotations
in the
anticlockwise direction and stop. (
IMPORTANT:
Do not fully loosen.)
b)
Proceed to the screw at location 2 and loosen it by giving it two rotations and
stop.
c)
Loosen screws at locations 3 and 4 by giving each screw two rotations and then
stop.
d)
Repeat steps 1a through 1c by giving each screw two rotations each time until all
screws are loosened.
2.
Lift the heatsink from the board.
3.3.4
Intel
®
QuickPath Interconnect (Intel
®
QPI)
Intel
®
QPI is a cache-coherent, link-based interconnect specification for processor, chipset, and
I/O bridge components. You can use it in a wide variety of desktop, mobile, and server
platforms spanning IA-32 and Intel
®
Itanium
®
architectures. Intel
®
QPI also provides support for
high-performance I/O transfer between I/O nodes. It allows connection to standard I/O buses
such as PCI Express*, PCI-X*, PCI (including peer-to-peer communication support), AGP
(Accelerated Graphics Port), and so forth, through the appropriate bridges.
Each Intel
®
QPI link consists of 20 pairs of uni-directional differential lanes for the transmitter
and receiver plus a differential forwarded clock. A full-width Intel
®
QPI link pair consists of 84
signals (20 differential pairs in each direction) plus a forwarded differential clock in each
direction. Each Intel
®
5500 series and 5600 series processor supports two Intel
®
QPI links, one
going to the second processor and one going to the Intel
®
5500 chipset IOH.
Figure 15. Intel
®
QPI Link