Intel S5500WB12V Product Specification - Page 57

Data Center Manageability Interface, Other Platform Management

Get Intel S5500WB12V PDF manuals and user guides View all Intel S5500WB12V manuals
Add to My Manuals
Save this manual to your list of manuals

Page 57 highlights

Intel® Server Board S5500WB TPS Platform Management Features grouped together with one or more features in flexible combinations to allow OEMs to differentiate platforms. 5.3.2 BMC - Management Engine Interaction Management Engine-Integrated BMC interactions include the following:  Integrated BMC stores sensor data records for ME-owned sensors.  Integrated BMC participates in ME firmware update.  Integrated BMC initializes ME-owned sensors based on SDRs.  Integrated BMC receives platform event messages sent by the ME.  Integrated BMC notifies ME of POST completion. 5.4 Data Center Manageability Interface The DCMI specifications are derived from Intelligent Platform Management Interface (IPMI) 2.0. The DCMI specifications define a uniform set of monitoring, control features and interfaces that target the common and fundamental hardware management needs of server systems that are used in large deployments within data centers, such as Internet Portal data centers. This includes capabilities such as secure power and reset control, temperature monitoring, event logging, and others. For more information refer to www.intel.com/go/dcmi. 5.5 Other Platform Management The platform supports the following sleep states, S1 and S5. Within S0, the platform supports additional lower power states, such as C1e and C6, for the CPU. 5.5.1      Wake On LAN (WOL) Wake On LAN (WOL) is supported on both LAN ports and IOM LAN modules for all supported Sleep states. Wake on Ring is supported on the external Serial port only for all supported Sleep states. Wake on USB is supported on the rear and front panel USB ports for S1 only. Wake on RTC is supported for all supported Sleep states. Wake IPMI command is supported (BMC function no additional hardware requirement) for all supported Sleep states. 5.5.2 PCI Express* Power management L0 and L3 power management states are supported on all PCI Express* slots and embedded end points. 5.5.3 PMBus* Power supplies that have PMBus* 1.1 are supported and required to support Intel® Dynamic Power Node Manager. Intel® Server Board S5500WB supports the features of Intel® Dynamic Power Node Manager version 1.5 except the inlet temperature sensor. Revision 1.9 43 Intel order number E53971-008

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
Intel® Server Board S5500WB TPS
Platform Management Features
Revision 1.9
Intel order number E53971-008
43
grouped together with one or more features in flexible combinations to allow OEMs to
differentiate platforms.
5.3.2
BMC - Management Engine Interaction
Management Engine-Integrated BMC interactions include the following:
Integrated BMC stores sensor data records for ME-owned sensors.
Integrated BMC participates in ME firmware update.
Integrated BMC initializes ME-owned sensors based on SDRs.
Integrated BMC receives platform event messages sent by the ME.
Integrated BMC notifies ME of POST completion.
5.4
Data Center Manageability Interface
The DCMI specifications are derived from Intelligent Platform Management Interface (IPMI) 2.0.
The DCMI specifications define a uniform set of monitoring, control features and interfaces that
target the common and fundamental hardware management needs of server systems that are
used in large deployments within data centers, such as Internet Portal data centers. This
includes capabilities such as secure power and reset control, temperature monitoring, event
logging, and others. For more information refer to
www.intel.com/go/dcmi
.
5.5
Other Platform Management
The platform supports the following sleep states, S1 and S5. Within S0, the platform supports
additional lower power states, such as C1e and C6, for the CPU.
5.5.1
Wake On LAN (WOL)
Wake On LAN (WOL) is supported on both LAN ports and IOM LAN modules for all
supported Sleep states.
Wake on Ring is supported on the external Serial port only for all supported Sleep
states.
Wake on USB is supported on the rear and front panel USB ports for S1 only.
Wake on RTC is supported for all supported Sleep states.
Wake IPMI command is supported (BMC function no additional hardware requirement)
for all supported Sleep states.
5.5.2
PCI Express* Power management
L0 and L3 power management states are supported on all PCI Express* slots and embedded
end points.
5.5.3
PMBus*
Power supplies that have PMBus* 1.1 are supported and required to support Intel
®
Dynamic
Power Node Manager. Intel
®
Server Board S5500WB supports the features of Intel
®
Dynamic
Power Node Manager version 1.5 except the inlet temperature sensor.