AMD AMD-K6-2/450 Design Guide - Page 96

84

Embedded AMD-K6™ Processors BIOS Design Guide

23913A/0—November 2000

Preliminary Information

F

F/I Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

FCMOV Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

FCOMI Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

Floating-Point State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

FLUSH# Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Flush/Invalidate Command Bit . . . . . . . . . . . . . . . . . . . . . . . 37

G

Generate Special Bus Cycle Bit. . . . . . . . . . . . . . . . . . . . . . . 54

Generation/Family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

GSBC Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

I

I/O BASE Address Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

I/O Trap Dword

configuration at offset FFA4h (table). . . . . . . . . . . . . . . . 13

differences in AMD-K6™ processors . . . . . . . . . . . . . . . . 13

IBF Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

ID Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

INIT Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8–9

Inquire Cycles

not supported during EPM stop grant state. . . . . . . . . . . 55

Instructions

3DNow! extensions test . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

3DNow! test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

CLI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

CPUID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

CPUID test. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

determining supported. . . . . . . . . . . . . . . . . . . . . . . . . . . . 64

extended functions test . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62, 72

illegal exceptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

latencies. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

MMX extensions test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

MMX test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

new . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

POPFD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

PUSHFD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

RDMSR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

RDTSC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

SSE test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

standard function test . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

STI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

SYSCALL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

SYSENTER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

SYSEXIT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

SYSRET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15, 22

trapped I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

vendor check . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

WBINVD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

WRMSR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Internal BF Divisor Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

IOBASE Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

K

KEN# Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

L

L1 Cache . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

L2 Cache . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

associativity values (table) . . . . . . . . . . . . . . . . . . . . . . . . 80

data in EAX (figure). . . . . . . . . . . . . . . . . . . . . . . . . . . 42, 51

organization (figure). . . . . . . . . . . . . . . . . . . . . . . . . . . 40, 48

sector and line organization (figure) . . . . . . . . . . . . . 41, 49

tag information in EAX . . . . . . . . . . . . . . . . . . . . . . . . 43, 52

tag or data location in EDX . . . . . . . . . . . . . . . . . . . . . 41, 50

tag writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43, 53

Level-2 Cache Array Access Register (L2AAR)

model 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40

model D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Linear Page Address Field . . . . . . . . . . . . . . . . . . . . . . . . . . .36

LINPAGE Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

LRU Byte (figure) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43, 53

M

Machine Check Exception (MCE) Bit . . . . . . . . . . . . . . . . . .16

Machine-Check Address Register (MCAR). . . . . . . . . . . . . .16

Machine-Check Type Register (MCTR). . . . . . . . . . . . . . . . .16

Memory

DRAM mode changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69

range restrictions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

refresh enabling. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69

setup subroutines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30–31

uncacheable (UC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

valid masks and range sizes (table)

. . . . . . . . . . . . . . . . .32

write-combining (WC). . . . . . . . . . . . . . . . . . . . . . . . . . 30–31

Memory Type Range Registers (MTRRs) . . . . . . . . . . . . . . .30

Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72, 75

Model 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

Model 8 [7:0]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

Model 8 [F:8] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

Model 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

Model D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45

Model-Specific Registers (MSRs) . . . . . . . . . . . . . . . . . . .6, 14

AMD-K6™ family MSR differences (table) . . . . . . . . 14–15

AMD-K6™-2 processor . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

AMD-K6™-2E processor . . . . . . . . . . . . . . . . . . . . . . . . . . .23

AMD-K6™-2E+ processor . . . . . . . . . . . . . . . . . . . . . . . . . .45

AMD-K6™E processor . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

AMD-K6™-III processor . . . . . . . . . . . . . . . . . . . . . . . . . . .38

AMD-K6™-IIIE+ processor . . . . . . . . . . . . . . . . . . . . . . . . .45

enhanced power management register (EPMR) . . . . . . . 54

extended feature enable register (EFER) . . . . . .18, 24, 39

level-2 cache array access register (L2AAR) . . . . . . . 40, 48

machine-check address register (MCAR) . . . . . . . . . . . . .16

machine-check type register (MCTR) . . . . . . . . . . . . . . . .16

model 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

model 8 [7:0]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

model 8 [F:8] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

model 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

model D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

page flush/invalidate register (PFIR) . . . . . . . . . . . . . . . .36

processor state observability register (PSOR) . . .34, 40, 46

standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

SYSCALL/SYSRET target address register (STAR) . . . .22

test register 12 (TR12) . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

time stamp counter (TSC) . . . . . . . . . . . . . . . . . . . . . . . . . 16

UC/WC cacheability control register (UWCCR) . . . . . . .30

write handling control register (WHCR) . . . . . . . . . .19, 27

MSR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

MTRR0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

MTRR1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

N

NA# Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69

Name String . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .77

NMI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

NOL2 Bit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

NW Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

O

Operating Frequency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

Out-of-Order Write Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . .25

Section	Page
Contents	3
List of Figures	7
List of Tables	9
Revision History	11
Introduction	13
Audience	13
Processor Models and Steppings	14
AMDK6™E Embedded Processor	15
Model 7	15
AMDK6™2 Processor	15
Model 8/[7:0]	15
Model 8/[F:8]	15
AMDK6™2E Embedded Processor	16
Model 8/[F:8]	16
AMDK6™2E+ Embedded Processor	16
Model D/[7:4]	16
AMDK6™III Processor	17
Model 9/[3:0]	17
AMDK6™IIIE+ Embedded Processor	17
Model D/[3:0]	17
BIOS Consideration Checklist	18
CPUID	18
CPU Speed Detection	18
ModelSpecific Registers (MSRs)	18
Cache Testing	19
SMM Issues	19
States after RESET and INIT	20
Register States after RESET and INIT	20
Processor State after INIT	21
BuiltIn SelfTest (BIST)	22
CPUID Identification Algorithms	23
System Management Mode (SMM)	25
StateSave Map Differences	25
I/O Trap Dword Differences	25
ModelSpecific Registers Overview	26
Standard Model-Specific Registers (All Models)	28
MachineCheck Address Register (MCAR) and MachineCheck Type Register (MCTR)	28
Test Register 12 (TR12)	28
Time Stamp Counter (TSC)	28
Model 7 and Model 8/[7:0] Registers	29
Extended Feature Enable Register (EFER)	30
Write Handling Control Register (WHCR)	31
Write Allocation	31
Write Cacheability Detection Enable Bit	32
Write Allocate Enable Limit Field	32
Write Allocate Enable 15to16Mbyte Field.	33
SYSCALL/SYSRET Target Address Register (STAR)	34
Model 8/[F:8] Registers	35
Extended Feature Enable Register (EFER)	36
External Write Buffer Empty Control Field	36
Write Handling Control Register (WHCR)	39
Write Allocation	39
Write Allocate Enable Limit Field	40
Write Allocate Enable 15to16Mbyte Field	41
UC/WC Cacheability Control Register (UWCCR)	42
Physical Base Address n (n=0, 1)	43
Physical Address Mask n (n=0, 1)	43
WCn (n=0, 1)	43
UCn (n=0, 1)	43
Memory-Range Restrictions	44
Examples	45
Processor State Observability Register (PSOR)	46
NOL2 Bit	46
STEP Field	46
BF Field	46
Page Flush/Invalidate Register (PFIR)	48
LINPAGE Field	48
PF Bit	48
F/I Bit	49
Model 9 Registers	50
Extended Feature Enable Register (EFER)	51
Level-2 Cache Array Access Register (L2AAR)	52
LRU (Least Recently Used) Field	55
Writing to L2 Tag of AMDK6™III Processor	55
Model D Registers	57
Processor State Observability Register (PSOR) (Low-Power Versions)	58
PBF[2:0] Field	58
VID Field	58
NOL2 Bit	59
STEP Field	59
EBF[2:0] Field	59
Level-2 Cache Array Access Register (L2AAR)	60
LRU (Least Recently Used) Field	64
Writing to L2 Tag of AMDK6IIIE+ Processor	65
Enhanced Power Management Register (EPMR) (Low-Power Versions)	66
EPM 16-Byte I/O Block (Low-Power Versions Only)	67
BVC Field	67
Embedded AMD Processor Recognition	69
CPUID Instruction Overview	69
Testing for the CPUID Instruction	70
Illegal Instruction Exception Method	70
EFLAGS IDBit Method	70
Using CPUID Functions	71
Identifying the Processor’s Vendor	72
Testing For Extended Functions	73
Determining the Processor Signature	73
Identifying Supported Features	75
Determining Instruction Set Support	76
Detection Algorithm for Determining Instruction Set Support	77
CPUID Test	77
Standard Function Test	77
MMX™ Test	77
Optional SSE Test	77
Extended Functions Test	77
3DNow!™ Test	77
Vendor Check	77
3DNow! Extensions Test	78
AMD Multimedia Instruction Extensions Test	78
AMD Processor Signature (Extended Function)	78
Displaying the Processor’s Name	78
Displaying Cache Information	79
Determining AMDPowerNow!™ Technology Information	79
Sample Code	79
New AMDK6™ Processor Instructions	80
Additional Considerations	81
Software Timing Dependencies Relative to Memory Controller Setup	81
Pipelining Support	81
Read-Only Memory	82
Appendix A	83
CPUID	83
Standard Functions	84
Extended Functions	87
Cache Associativity Field Definitions	92
Associativity for L1 Caches and L1 TLBs	92
Associativity for L2 Cache	92
Appendix B	93
Values Returned by the CPUID Instruction	93

AMD AMD-K6-2/450 Design Guide - Page 96

I/O BASE Address Field .. 54, Generate Special Bus Cycle Bit.. 54

Page 96 highlights