Cisco VG224 Software Guide - Page 23

Cisco VG224 Voice Gateway Software Configuration Guide, OL-5005-01, Using the setup Command - module

Page 23 highlights

Chapter 2 Using the setup Command Configuring Global Parameters OL-5005-01 program load complete, entry point:0x80008000, size:0xa0e0 program load complete, entry point:0x8001f000, size:0x942e80 Self decompressing the image OK] Smart Init is enabled smart init is sizing iomem ID MEMORY_REQ TYPE 00045B 0X004A528C 24 Analog FXS's, 2 FE 0X000F3BB0 public buffer pools 0X00211000 public particle pools TOTAL: 0X007A9E3C If any of the above Memory Requirements are "UNKNOWN", you may be using an unsupported configuration or there is a software problem and system operation may be compromised. Rounded IOMEM up to:8Mb. Using 12 percent iomem. [8Mb/64Mb] Restricted Rights Legend Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c) of the Commercial Computer Software - Restricted Rights clause at FAR sec. 52.227-19 and subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS sec. 252.227-7013. cisco Systems, Inc. 170 West Tasman Drive San Jose, California 95134-1706 Cisco Internetwork Operating System Software IOS (tm) vg224 Software (vg224-I6S-M), Version 12.3(swell_2.0.4.1), CISCO DEVELOPMENT TEST VERSION Copyright (c) 1986-2003 by cisco Systems, Inc. Compiled Tue 15-Jul-03 00:31 by lcheungb Image text-base:0x6001F8F4, data-base:0x61044000 cisco VG224 (R527x) processor (revision 3.0) with 57344K/8192K bytes of memory. Processor board ID FHK0720U00G R527x CPU at 225Mhz, Implementation 40, Rev 3.1 Bridging software. 1 On-Board Twenty-Four FXS Analog Voice Module 2 FastEthernet/IEEE 802.3 interface(s) DRAM configuration is 64 bits wide with parity disabled. 63K bytes of non-volatile configuration memory. System fpga version is 230024 System readonly fpga version is 20001E Option for system fpga is 'system'. 31360K bytes of ATA Slot0 CompactFlash (Read/Write) System is running with system fpga version 230024 (upgrade) Option set for fpga is 'system'. Press RETURN to get started! --- System Configuration Dialog --- Cisco VG224 Voice Gateway Software Configuration Guide 2-3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66

2-3
Cisco VG224 Voice Gateway Software Configuration Guide
OL-5005-01
Chapter 2
Using the setup Command
Configuring Global Parameters
program load complete, entry point:0x80008000, size:0xa0e0
program load complete, entry point:0x8001f000, size:0x942e80
Self decompressing the image
:#########################################################################################
########################## [OK]
Smart Init is enabled
smart init is sizing iomem
ID
MEMORY_REQ
TYPE
00045B
0X004A528C 24 Analog FXS's, 2 FE
0X000F3BB0 public buffer pools
0X00211000 public particle pools
TOTAL:
0X007A9E3C
If any of the above Memory Requirements are
"UNKNOWN", you may be using an unsupported
configuration or there is a software problem and
system operation may be compromised.
Rounded IOMEM up to:8Mb.
Using 12 percent iomem. [8Mb/64Mb]
Restricted Rights Legend
Use, duplication, or disclosure by the Government is
subject to restrictions as set forth in subparagraph
(c) of the Commercial Computer Software - Restricted
Rights clause at FAR sec. 52.227-19 and subparagraph
(c) (1) (ii) of the Rights in Technical Data and Computer
Software clause at DFARS sec. 252.227-7013.
cisco Systems, Inc.
170 West Tasman Drive
San Jose, California 95134-1706
Cisco Internetwork Operating System Software
IOS (tm) vg224 Software (vg224-I6S-M), Version 12.3(swell_2.0.4.1), CISCO DEVELOPMENT TEST
VERSION
Copyright (c) 1986-2003 by cisco Systems, Inc.
Compiled Tue 15-Jul-03 00:31 by lcheungb
Image text-base:0x6001F8F4, data-base:0x61044000
cisco VG224 (R527x) processor (revision 3.0) with 57344K/8192K bytes of memory.
Processor board ID FHK0720U00G
R527x CPU at 225Mhz, Implementation 40, Rev 3.1
Bridging software.
1 On-Board Twenty-Four FXS Analog Voice Module
2 FastEthernet/IEEE 802.3 interface(s)
DRAM configuration is 64 bits wide with parity disabled.
63K bytes of non-volatile configuration memory.
System fpga version is 230024
System readonly fpga version is 20001E
Option for system fpga is 'system'.
31360K bytes of ATA Slot0 CompactFlash (Read/Write)
System is running with system fpga version 230024 (upgrade)
Option set for fpga is 'system'.
Press RETURN to get started!
--- System Configuration Dialog ---