Hitachi 7K320 Specifications - Page 152

S.M.A.R.T. Cap

Page 152 highlights

7K320 (SATA) OEM Specification 14.40.2.7 Off-Line Data Collection Capability Bit Definition 0 Execute Off-line Immediate implemented bit 0 S.M.A.R.T. Execute Off-line Immediate subcommand is not implemented 1 S.M.A.R.T. Execute Off-line Immediate subcommand is implemented 1 Enable/disable Automatic Off-line implemented bit 0 S.M.A.R.T. Enable/disable Automatic Off-line subcommand is not implemented 1 S.M.A.R.T. Enable/disable Automatic Off-line subcommand is implemented 2 abort/restart off-line by host bit 0 The device will suspend off-line data collection activity after an interrupting command and resume it after some vendor specific event 1 The device will abort off-line data collection activity upon receipt of a new command 3 Off-line Read Scanning implemented bit 0 The device does not support Off-line Read Scanning 1 The device supports Off-line Read Scanning 4 Self-test implemented bit 0 Self-test routine is not implemented 1 Self-test routine is implemented 5 Reserved (0) 6 Selective self-test implemented bit 0 Selective self-test routine is not implemented 1 Selective self-test routine is implemented 7 Reserved (0) 14.40.2.8 S.M.A.R.T. Capability This word of bit flags describes the S.M.A.R.T. capabilities of the device. The device will return 03h indicating that the device will save its Attribute Values prior to going into a power saving mode and supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE command. Bit Definition 0 Pre-power mode attribute saving capability If bit = 1, the device will save its Attribute Values prior to going into a power saving mode (Standby or Sleep mode). 1 Attribute autosave capability If bit = 1, the device supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE command. 2-15 Reserved (0) 14.40.2.9 Error Logging Capability Bit Definition 7-1 Reserved (0) 0 Error Logging support bit If bit = 1, the device supports the Error Logging 14.40.2.10 Self-test failure check point This byte indicates the section of self-test where the device detected a failure. 14.40.2.11 Self-test completion time These bytes are the minimum time in minutes to complete self-test. 14.40.2.12 Data Structure Checksum The Data Structure Checksum is the 2's compliment of the result of a simple 8-bit addition of the first 511 bytes in the data structure. Page 152 of 176

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176

7K320 (SATA) OEM Specification
Page 152 of 176
ability
ability
ability
14.40.2.7
Off-Line Data Collection Cap
Bit
Definition
0
Execute Off-line Immediate implemented bit
0
S.M.A.R.T. Execute Off-line Immediate subcommand is not implemented
1
S.M.A.R.T. Execute Off-line Immediate subcommand is implemented
1
Enable/disable Automatic Off-line implemented bit
0
S.M.A.R.T. Enable/disable Automatic Off-line subcommand is not implemented
1
S.M.A.R.T. Enable/disable Automatic Off-line subcommand is implemented
2
abort/restart off-line by host bit
0
The device will suspend off-line data collection activity after an interrupting command and resume
it after some vendor specific event
1
The device will abort off-line data collection activity upon receipt of a new command
3
Off-line Read Scanning implemented bit
0
The device does not support Off-line Read Scanning
1
The device supports Off-line Read Scanning
4
Self-test implemented bit
0
Self-test routine is not implemented
1
Self-test routine is implemented
5
Reserved (0)
6
Selective self-test implemented bit
0
Selective self-test routine is not implemented
1
Selective self-test routine is implemented
7
Reserved (0)
14.40.2.8
S.M.A.R.T. Cap
This word of bit flags describes the S.M.A.R.T. capabilities of the device. The device will return 03h
indicating that the device will save its Attribute Values prior to going into a power saving mode and
supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE command.
Bit
Definition
0
Pre-power mode attribute saving capability
If bit = 1, the device will save its Attribute Values prior to going into a power saving
mode (Standby or Sleep mode).
1
Attribute autosave capability
If bit = 1, the device supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE
command.
2-15
Reserved (0)
14.40.2.9
Error Logging Cap
Bit
Definition
7-1
Reserved (0)
0
Error Logging support bit
If bit = 1, the device supports the Error Logging
14.40.2.10
Self-test failure check point
This byte indicates the section of self-test where the device detected a failure.
14.40.2.11
Self-test completion time
These bytes are the minimum time in minutes to complete self-test.
14.40.2.12
Data Structure Checksum
The Data Structure Checksum is the 2’s compliment of the result of a simple 8-bit addition of the
first 511 bytes in the data structure.