Hitachi 7K320 Specifications - Page 91

Minimum PIO Transfer Cycle Time With IORDY Flow Control

Page 91 highlights

7K320 (SATA) OEM Specification Word 63 Content 0x07H 64 0003H 65 66 67 68 69-74 0078H 0078H 0078H 0078H 0000H Description Multiword DMA Transfer Capability 15-11(=0) Reserved 10 1=Multiword DMA mode 2 is selected 9 1=Multiword DMA mode 1 is selected 8 1=Multiword DMA mode 0 is selected 7- 3 (=0) Reserved 2 (=1) 1=Multiword DMA mode 2 is supported 1 (=1) 1=Multiword DMA mode 1 is supported 0 (=1) 1=Multiword DMA mode 0 is supported Flow Control PIO Transfer Modes Supported 15- 8 (=0) Reserved 7- 0 (=3) Advanced PIO Transfer Modes Supported '11' = PIO Mode 3 and 4 Supported Minimum Multiword DMA Transfer Cycle Time Per Word 15- 0 (=78h) Cycle time in nanoseconds (120ns, 16.6MB/s) Manufacturer's Recommended Multiword DMA Transfer Cycle Time 15- 0 (=78h) Cycle time in nanoseconds (120ns, 16.6MB/s) Minimum PIO Transfer Cycle Time Without Flow Control 15- 0 (=78h) Cycle time in nanoseconds (120ns, 16.6MB/s) Minimum PIO Transfer Cycle Time With IORDY Flow Control 15- 0 (=78h) Cycle time in nanoseconds (120ns, 16.6MB/s) Reserved 75 001FH Queue depth 15-5(=0) Reserved 4-0(=1Fh) Maximum queued depth - 1 76 170xH SATA capabilities 15-13(=0) Reserved 12(=1) 1=Native Command Queuing priority information supported 11(=0) 1=Unload while NCQ commands outstanding supported 10(=1) 1=Phy event counters supported 9(=1) 1=Receipt of host-initiated interface power management requests supported 8(=1) 1=Native Command Queuing supported 7-3(=0) Reserved **2(=x) 1=SATA Gen-2 speed (3.0Gbps) supported 1(=1) 1=SATA Gen-1 speed (1.5Gbps) supported 0(=0) Reserved 77 0000H Reserved Note.1 The '*' mark in 'Content' field indicates the use of those parameters that are vendor specific. Note.2 The '**' mark depends on HTS7232XXL9SAXX or HTS7232XXL9A3XX. Table 57 Identify device information --- Continued --- Page 91 of 176

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176

7K320 (SATA) OEM Specification
Page 91 of 176
Word
Content
Description
63
0x07H
Multiword DMA Transfer Capability
15-11(=0) Reserved
10
1=Multiword DMA mode 2 is selected
9
1=Multiword DMA mode 1 is selected
8
1=Multiword DMA mode 0 is selected
7- 3 (=0)
Reserved
2 (=1)
1=Multiword DMA mode 2 is supported
1 (=1)
1=Multiword DMA mode 1 is supported
0 (=1)
1=Multiword DMA mode 0 is supported
64
0003H
Flow Control PIO Transfer Modes Supported
15- 8 (=0)
Reserved
7- 0 (=3)
Advanced PIO Transfer Modes Supported
‘11’ = PIO Mode 3 and 4 Supported
65
0078H
Minimum Multiword DMA Transfer Cycle Time Per Word
15- 0 (=78h)
Cycle time in nanoseconds (120ns, 16.6MB/s)
66
0078H
Manufacturer’s Recommended Multiword DMA Transfer Cycle Time
15- 0 (=78h)
Cycle time in nanoseconds (120ns, 16.6MB/s)
67
0078H
Minimum PIO Transfer Cycle Time Without Flow Control
15- 0 (=78h)
Cycle time in nanoseconds (120ns, 16.6MB/s)
68
0078H
Minimum PIO Transfer Cycle Time With IORDY Flow Control
15- 0 (=78h)
Cycle time in nanoseconds (120ns, 16.6MB/s)
69-74
0000H
Reserved
75
001FH
Queue depth
15-5(=0) Reserved
4-0(=1Fh)
Maximum queued depth - 1
76
170xH
SATA capabilities
15-13(=0) Reserved
12(=1)
1=Native Command Queuing priority information
supported
11(=0)
1=Unload while NCQ commands outstanding
supported
10(=1)
1=Phy event counters supported
9(=1)
1=Receipt of host-initiated interface power
management requests supported
8(=1)
1=Native Command Queuing supported
7-3(=0) Reserved
**2(=x)
1=SATA Gen-2 speed (3.0Gbps) supported
1(=1)
1=SATA Gen-1 speed (1.5Gbps) supported
0(=0) Reserved
77
0000H
Reserved
Note.1 The ‘*’ mark in ‘Content’ field indicates the use of those parameters that are vendor specific.
Note.2 The ‘**’ mark depends on HTS7232XXL9SAXX or HTS7232XXL9A3XX.
Table 57 Identify device information --- Continued ---