Intel BX80580Q9400 User Manual - Page 33

Chipset, System Memory

Get Intel BX80580Q9400 - Core 2 Quad 2.66 GHz Processor PDF manuals and user guides
UPC - 735858203074
View all Intel BX80580Q9400 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 33 highlights

Development Board Features 3.6.7 Chipset The Intel® GS45 Express Chipset (GS45 Chipset) is included on the development board. The chipset consists of the GS45 Graphics and Memory Controller Hub (GS45 GMCH) and the ICH9M-Enhanced Small Form Factor I/O Controller Hub (ICH9M-E SFF). The GS45 GMCH provides a processor interface at 800 or 1067 MT/s and two DDR3 memory interfaces running at 800 or 1067 MT/s. It also supports memory down on one channel and SO-DIMM on the other channel. The GS45 GMCH supports internal graphics (integrated LVDS, 2 SDVO channels, VGA, TVO, DisplayPort) as well as external graphics (through add-in card on a X16 PCI Express Graphics slot). It also supports a manageability engine (manageability JTAG signals brought to test point/8pin header) and is connected to the ICH device via a DMI bus. The ICH9M-E SFF features twelve USB 2.0/1.1 compatible ports (Six back panel, five front panel USB ports and one port to docking), 4 Serial ATA channels (Two cable connects, one direct connect, one eSATA port) , an Intel HD Audio digital link, PCI 2.3 compliant interface (no slots on board, slots provided on thimble peak card), LPC bus, six general purpose PCI Express 1.1a compliant lanes in which sixth PCI Express lane is used for Gigabit LAN interface. The ICH9M-E SFF also provides manageability support through a controller link interface to the GS45 GMCH and optionally to wireless LAN. 3.6.8 System Memory The development board supports a dual channel DRR3 interface with one channel as memory down (Channel A) and the second as an SO-DIMM socket (Channel B). Channel A has 512 MB of PC3-8500 compatible DDR3 memory down. The DDR3 SODIMM socket on the development board is at J5P1 and the memory down devices are at U5C2, U5C1,U4C1,U4C2,U5P2,U5P1,U4P2 and U4P1. The GS45 GMCH supports four ranks of memory at 800 or 1067MT/s. The maximum amount of memory supported this development board is 4.5 GB of DDR3 memory by utilizing 2-Gb technology in stacked SO-DIMMs and 2.5 GB of DDR3 memory by utilizing 2-Gb technology in non-stacked SO-DIMMs. There is no ECC support on this development board. Warning: SO-DIMM Memory that is not PC3-8500 DDR3 compatible may not work with the memory that is already down on the board. In this case the board may not boot. Development Kit User's Manual 33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
Development Board Features
Development Kit User’s Manual
33
3.6.7
Chipset
The Intel® GS45 Express Chipset (GS45 Chipset) is included on the development
board.
The chipset consists of the GS45 Graphics and Memory Controller Hub (GS45
GMCH) and the ICH9M-Enhanced Small Form Factor I/O Controller Hub (ICH9M-E
SFF).
The GS45 GMCH provides a processor interface at 800 or 1067 MT/s and two DDR3
memory interfaces running at 800 or 1067 MT/s. It also supports memory down on
one channel and SO-DIMM on the other channel. The GS45 GMCH supports internal
graphics (integrated LVDS, 2 SDVO channels, VGA, TVO, DisplayPort) as well as
external graphics (through add-in card on a X16 PCI Express Graphics slot). It also
supports a manageability engine (manageability JTAG signals brought to test point/8-
pin header) and is connected to the ICH device via a DMI bus.
The ICH9M-E SFF features twelve USB 2.0/1.1 compatible ports (Six back panel, five
front panel USB ports and one port to docking), 4 Serial ATA channels (Two cable
connects, one direct connect, one eSATA port) , an Intel HD Audio digital link, PCI 2.3
compliant interface (no slots on board, slots provided on thimble peak card), LPC bus,
six general purpose PCI Express 1.1a compliant lanes in which sixth PCI Express lane
is used for Gigabit LAN interface. The ICH9M-E SFF also provides manageability
support through a controller link interface to the GS45 GMCH and optionally to
wireless LAN.
3.6.8
System Memory
The development board supports a dual channel DRR3 interface with one channel as
memory down (Channel A) and the second as an SO-DIMM socket (Channel B).
Channel A has 512 MB of PC3-8500 compatible DDR3 memory down.
The DDR3 SO-
DIMM socket on the development board is at J5P1 and the memory down devices are
at U5C2, U5C1,U4C1,U4C2,U5P2,U5P1,U4P2 and U4P1.
The GS45 GMCH supports four ranks of memory at 800 or 1067MT/s. The maximum
amount of memory supported this development board is 4.5 GB of DDR3 memory by
utilizing 2-Gb technology in stacked SO-DIMMs and 2.5 GB of DDR3 memory by
utilizing 2-Gb technology in non-stacked SO-DIMMs. There is no ECC support on this
development board.
Warning:
SO-DIMM Memory that is not PC3-8500 DDR3 compatible may not work with the
memory that is already down on the board.
In this case the board may not boot.