Intel BX80580Q9400 User Manual - Page 55

Reference, Designator, Description, Default, Setting, Optional

Get Intel BX80580Q9400 - Core 2 Quad 2.66 GHz Processor PDF manuals and user guides
UPC - 735858203074
View all Intel BX80580Q9400 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 55 highlights

Development Board Physical Reference Reference # Designator Description J8G4 22 23 J8G5 J8G6 24 25 J8G7 26 J8H1 27 J9C1 28 J9D1 29 J9F2 J9G2 30 31 J9H1 J9H2 32 33 J9H3 34 J9H4 SMC MD2 CRB/SV Detect SMC MD1 KBC disable Boot BIOS Strap PROGRAMMING SPI1 PROGRAMMING SPI0 KSC Enable Boot Block Programming NMI SATA interlock switch for port1 LID Position Virtual Battery Default Setting Operation) 1-X 1-X (CRB) 1-2 (Normal Operation) 1-X (KBC enabled 1-2 1-X 1-X 1-2 1-2 (Normal Operation) 1-X 1-2 (Present) Optional Setting 1-2 Advanced Single chip mode 1-2 SV 1-X No external Programming 1-2 KBC disbled 1-X PCI to LPC 1-2 Program SPI-0 1-2 Program SPI-1 1-X 1-X to Program the H8 1-2 Disabled 1-X Disabled 1-X 1-2 1-X 1-2 Note: A jumper consists of two or more pins mounted on the motherboard. When a jumper cap is placed over two pins, it is designated as 1-2. When there are more than two pins on the jumper, the pins to be shorted are indicated as 1-2 (to short pin 1 to pin 2), or 2-3 (to short pin 2 to pin 3). When no jumper cap is to be placed on the jumper, it is designated as 1-X. Development Kit User's Manual 55

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
Development Board Physical Reference
Development Kit User’s Manual
55
#
Reference
Designator
Description
Default
Setting
Optional
Setting
Operation)
22
J8G4
SMC MD2
1-X
1-2 Advanced Single
chip mode
23
J8G5
CRB/SV Detect
1-X (CRB)
1-2 SV
24
J8G6
SMC MD1
1-2 (Normal Operation)
1-X No external
Programming
25
J8G7
KBC disable
1-X (KBC enabled
1-2 KBC disbled
26
J8H1
Boot BIOS Strap
1-2
1-X PCI to LPC
27
J9C1
PROGRAMMING SPI1
1-X
1-2 Program SPI-0
28
J9D1
PROGRAMMING SPI0
1-X
1-2 Program SPI-1
29
J9F2
KSC Enable
1-2
1-X
30
J9G2
Boot Block Programming
1-2 (Normal Operation)
1-X to Program the
H8
31
J9H1
NMI
1-X
1-2 Disabled
32
J9H2
SATA interlock switch for
port1
1-2 (Present)
1-X Disabled
33
J9H3
LID Position
1-X
1-2
34
J9H4
Virtual Battery
1-X
1-2
Note:
A jumper consists of two or more pins mounted on the motherboard. When a jumper
cap is placed over two pins, it is designated as 1-2. When there are more than two
pins on the jumper, the pins to be shorted are indicated as 1-2 (to short pin 1 to pin
2), or 2-3 (to short pin 2 to pin 3). When no jumper cap is to be placed on the
jumper, it is designated as 1-X.