Epson Apex 386/33 Canadian Product User Manual - Page 146

Cache Coherency - Hardware Transparency, Hardware ensures cache coherency by allowing all accesses

Get Epson Apex 386/33 Canadian Product PDF manuals and user guides View all Epson Apex 386/33 Canadian Product manuals
Add to My Manuals
Save this manual to your list of manuals

Page 146 highlights

Cache Coherency - Hardware Transparency Write-Back eliminates stale data in the main memory caused by a cache-write operation. However, if a cache is used in a system in which more than one device has access to the main memory (a multiprocessing system or a DMA system, for example), another stale data problem is introduced. If new data is written to main memory by one device, the cache maintained by another device will contain stale data. A system that prevents the stale cache data problem is said to maintain cache coherency. The PEM-3301 uses the method of hardware transparency to maintain cache coherency. Hardware ensures cache coherency by allowing all accesses to memory mapped by a cache to be seen by the cache. This is accomplished by routing the accesses of the all devices to the memory through the same cache. The following figures show the cache memory organization and cache memory system implementation of the your mainboard. Chapter 6: Appendix 27

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
Cache Coherency — Hardware Transparency
Write-Back eliminates stale data in the main memory caused by a
cache-write operation. However, if a cache is used in a system in which
more than one device has access to the main memory (a multi-
processing system or a DMA system, for example), another stale data
problem is introduced.
If new data is written to main memory by one device, the cache
maintained by another device will contain stale data. A system that
prevents the stale cache data problem is said to maintain cache
coherency. The PEM-3301 uses the method of hardware transparency
to maintain cache coherency.
Hardware ensures cache coherency by allowing all accesses to
memory mapped by a cache to be seen by the cache. This is ac-
complished by routing the accesses of the all devices to the memory
through the same cache.
The following figures show the cache memory organization and cache
memory system implementation of the your mainboard.
Chapter 6: Appendix
27