Epson Apex 386/33 Canadian Product User Manual - Page 152

DMA Channel, I/O Channel Slots, Table 6-10: DMA Channels

Get Epson Apex 386/33 Canadian Product PDF manuals and user guides View all Epson Apex 386/33 Canadian Product manuals
Add to My Manuals
Save this manual to your list of manuals

Page 152 highlights

DMA Channels Your mainboard supports up to seven DMA channels. Two 8237 DMA controllers are in the VLSI 82C100 chip. Each 8237 has four DMA channels. DMA controller 1 has channel 0 through channel 3 and DMA controller 2 contains channel 4 through channel 7. Channel 4 of controller 2 is used to cascade the four channels of the controller 1, namely, channel 0 through channel 3, to the microprocessor. DMA channel assignments are listed below: CTR 1 CH0 CH1 CH2 CH3 Spare SDLC Diskette Spare CH4 CH5 CH6 CH7 CTR 2 Cascade for CTRL 1 Spare Spare Spare Table 6-10: DMA Channels The channels of DMA Controller 1 support data transfers between 8-bit I/O adapters and 8-bit or 16-bit system memory, and the channels of DMA Controller 2 are used for 16-bit data transfers between 16-bit I/O adapters and 16-bit system memory. I/O Channel This section describes the I/O channel, lists the pin assignments, describes each I/O channel signal line and gives the I/O address map. The I/O channel has the following features: I/O address space from 100h to 3FFh Selection of data accesses (8-bit or 16-bit) 16MB memory address space 11 levels of interrupt 7 DMA channels Open-bus structure (allowing multiple microprocessors to share system resources, including system memory) Chapter 6: Appendix 33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
DMA Channels
Your mainboard supports up to seven DMA channels. Two 8237 DMA
controllers are in the VLSI 82C100 chip. Each 8237 has four DMA
channels. DMA controller 1 has channel 0 through channel 3 and DMA
controller 2 contains channel 4 through channel 7. Channel 4 of
controller 2 is used to cascade the four channels of the controller 1,
namely, channel 0 through channel 3, to the microprocessor. DMA
channel assignments are listed below:
CTR 1
CTR 2
CH0
Spare
CH4
Cascade for CTRL 1
CH1
SDLC
CH5
Spare
CH2
Diskette
CH6
Spare
CH3
Spare
CH7
Spare
Table 6-10: DMA Channels
The channels of DMA Controller 1 support data transfers between 8-bit
I/O adapters and 8-bit or 16-bit system memory, and the channels of
DMA Controller 2 are used for 16-bit data transfers between 16-bit I/O
adapters and 16-bit system memory.
I/O Channel
This section describes the I/O channel, lists the pin assignments,
describes each I/O channel signal line and gives the I/O address map.
The I/O channel has the following features:
I/O address space from 100h to 3FFh
Selection of data accesses (8-bit or 16-bit)
16MB memory address space
11 levels of interrupt
7 DMA channels
Open-bus structure (allowing multiple microprocessors to
share system resources, including system memory)
Chapter 6: Appendix
33