Hitachi DK23EA Specifications - Page 29

Hitachi DK23EA - Travelstar Series 30 GB Hard Drive Manual

Get Hitachi DK23EA - Travelstar Series 30 GB Hard Drive PDF manuals and user guides View all Hitachi DK23EA manuals
Add to My Manuals
Save this manual to your list of manuals

Page 29 highlights

Signal name Pin INTRQ 31 IOCS16- 32 DA0-2 PDIAG-:CBLID- (*1) 33,35,36 34 I/O type O O I I/O Table 6.2 Signal List(2/3) Description This is an interrupt signal for the host system. This signal is asserted by a selected device when the nIEN bit in the Device Control Register is "0". In other cases, this signal should be a high impedance state. This signal indicates to the host that the 16-bit data port has been addressed and a 16-bit word can be read or written to the device. This is a register address signal from the host system. The PDIAG- signal is asserted by Device 1 to indicate to Device 0 that it has completed diagnostics. This signal is pulled up inside the device. The host may sample CBLID- after a power-on or hardware reset in order to detect the presence or absence of an 80-conductor cable assembly by performing the following steps: a) The host shall wait until the power on or hardware reset sequence is complete for all devices on the cable; b) If Device 1 is present, the host should issue IDENTIFY DEVICE or IDENTIFY PACKET DEVICE and use the returned data to determine that Device 1 is compliant with ATA-3 or subsequent standards. Any device compliant with ATA-3 or subsequent standards releases PDIAG- no later than after the first command following a power on or hardware reset sequence. CS0CS1- If the host detects that CBLID- is connected to ground, an 80- conductor cable assembly is installed in the system. If the host detects that this signal is not connected to ground, an 80-conductor cable assembly is not installed in the system. 37 I This device chip selection signal is used to select the Command Block Registers from the host system. 38 I This device chip selection signal is used to select the Control Block Registers from the host system. *1: PDIAG-:CBLID- (Passed diagnostics: Cable assembly type identifier K6602637 Rev.3 02.27.01 - 29 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
K6602637
Rev.3
02.27.01
- 29 -
Table 6.2
Signal List(2/3)
Signal name
Pin
I/O type
Description
INTRQ
31
O
This is an interrupt signal for the host system.
This signal is
asserted by a selected device when the nIEN bit in the Device
Control Register is "0". In other cases, this signal should be a high
impedance state.
IOCS16-
32
O
This signal indicates to the host that the 16-bit data port has been
addressed and a 16-bit word can be read or written to the device.
DA0-2
33,35,36
I
This is a register address signal from the host system.
PDIAG-:CBLID-
(
*1
)
34
I/O
The PDIAG- signal is asserted by Device 1 to indicate to Device 0
that it has completed diagnostics. This signal is pulled up inside the
device.
The host may sample CBLID- after a power-on or hardware reset in
order to detect the presence or absence of an 80-conductor cable
assembly by performing the following steps:
a)
The host shall wait until the power on or hardware reset
sequence is complete for all devices on the cable;
b)
If Device 1 is present, the host should issue IDENTIFY DEVICE
or IDENTIFY PACKET DEVICE and use the returned data to
determine that Device 1 is compliant with ATA-3 or subsequent
standards. Any device compliant with ATA-3 or subsequent
standards releases PDIAG- no later than after the first
command following a power on or hardware reset sequence.
If the host detects that CBLID- is connected to ground, an 80-
conductor cable assembly is installed in the system. If the host
detects that this signal is not connected to ground, an 80-conductor
cable assembly is not installed in the system.
CS0-
37
I
This device chip selection signal is used to select the Command
Block Registers from the host system.
CS1-
38
I
This device chip selection signal is used to select the Control Block
Registers from the host system.
*1
: PDIAG-:CBLID- (Passed diagnostics: Cable assembly type identifier