Hitachi DK23EA Specifications - Page 34

Alternate Status Register, 3.1.12 Device Control Register

Get Hitachi DK23EA - Travelstar Series 30 GB Hard Drive PDF manuals and user guides View all Hitachi DK23EA manuals
Add to My Manuals
Save this manual to your list of manuals

Page 34 highlights

6.3.1.11 Alternate Status Register The information in this register is a duplicate of that in the Status Register. Reading this register will not clear the interrupt. 6.3.1.12 Device Control Register This register includes the software reset bit and the interrupt enable bit. Bit 7 6 5 4 3 2 1 0 Name - - - - - SRST nIEN '0' a) nIEN(Interrupt Enable): If the device is selected when nIEN is 0, the INTRQ signal is enabled. When nIEN is 1 or when the device is not selected, the INTRQ signal is in a high impedance state. b) SRST (Software Reset): When this bit is set, the device is reset. When this bit is cleared, the device exits from the reset state. When two devices are connected through one line in the daisy chain mode, they are reset simultaneously. K6602637 Rev.3 02.27.01 - 34 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
K6602637
Rev.3
02.27.01
- 34 -
6.3.1.11 Alternate Status Register
The information in this register is a duplicate of that in the Status Register. Reading this register will not
clear the interrupt.
6.3.1.12 Device Control Register
This register includes the software reset bit and the interrupt enable bit.
Bit
7
6
5
4
3
2
1
0
Name
-
-
-
-
-
SRST
nIEN
'0'
a) nIEN(Interrupt Enable): If the device is selected when nIEN is 0, the INTRQ signal is enabled. When
nIEN is 1 or when the device is not selected, the INTRQ signal is in a high impedance state.
b) SRST (Software Reset): When this bit is set, the device is reset. When this bit is cleared, the device
exits from the reset state. When two devices are connected through one line in the daisy chain mode,
they are reset simultaneously.