Intel E5472 Data Sheet - Page 23

23

Quad-Core Intel® Xeon® Processor 5400 Series Electrical Specifications

Notes:

1.

Refer to

Chapter 5

for signal descriptions.

2.

These signals may be driven simultaneously by multiple agents (Wired-OR).

Table 2-7

outlines the signals which include on-die termination (R

TT

).

Table 2-8

outlines

non AGTL+ signals including open drain signals.

Table 2-9

provides signal reference

voltages.

Notes:

1.

These signals have RTT in the package with a 80

Ω

pullup to V

TT

.

2.

These signals have RTT in the package with a 50

Ω

pullup to V

TT

.

CMOS Asynchronous Output

Asynchronous

BSEL[2:0], VID[6:1]

FSB Clock

Clock

BCLK[1:0]

TAP Input

Synchronous to TCK

TCK, TDI, TMS, TRST#

TAP Output

Synchronous to TCK

TDO

Power/Other

Power/Other

COMP[3:0], GTLREF_ADD_MID,

GTLREF_ADD_END, GTLREF_DATA_MID,

GTLREF_DATA_END, LL_ID[1:0], MS_ID[1:0],

PECI, RESERVED, SKTOCC#, TESTIN1,

TESTIN2, TESTHI[12:10], V

CC

,

VCC_DIE_SENSE, VCC_DIE_SENSE2, VCCPLL,

VID_SELECT, VSS_DIE_SENSE,

VSS_DIE_SENSE2, V

SS

, V

TT

, VTT_OUT,

VTT_SEL

Table 2-6.

FSB Signal Groups (Sheet 2 of 2)

Signal Group

Type

Signals

1

Table 2-7.

AGTL+ Signal Description Table

AGTL+ signals with R

TT

AGTL+ signals with no R

TT

A[37:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#,

BNR#, BPRI#, D[63:0]#, DBI[3:0]#, DBSY#,

DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#,

DSTBP[3:0]#, HIT#, HITM#, LOCK#, MCERR#,

REQ[4:0]#, RS[2:0]#, RSP#, TRDY#

BPM[5:0]#,BPMb[3:0]#, RESET#, BR[1:0]#

Table 2-8.

Non AGTL+ Signal Description Table

Signals with R

TT

Signals with no R

TT

FORCEPR#

1

, PROCHOT#

2

A20M#, BCLK[1:0], BSEL[2:0], COMP[3:0],

FERR#/PBE#, GTLREF_ADD_MID, GTLREF_ADD_END,

GTLREF_DATA_MID, GTLREF_DATA_END, IERR#,

IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, LL_ID[1:0],

MS_ID[1:0], PECI, PWRGOOD, SKTOCC#, SMI#,

STPCLK#, TCK, TDI, TDO, TESTHI[12:8], THERMTRIP#,

TMS, TRDY#, TRST#, VCC_DIE_SENSE,

VCC_DIE_SENSE2, VID[6:1], VID_SELECT,

VSS_DIE_SENSE, VSS_DIE_SENSE2, VTT_SEL

Table 2-9.

Signal Reference Voltages

GTLREF

CMOS

A[37:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#,

BNR#, BPM[5:0]#, BPMb[3:0]#, BPRI#, BR[1:0]#,

D[63:0]#, DBI[3:0]#, DBSY#, DEFER#, DP[3:0]#,

DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, FORCEPR#,

HIT#, HITM#, LOCK#, MCERR#, RESET#,

REQ[4:0]#, RS[2:0]#, RSP#, TRDY#

A20M#, LINT0/INTR, LINT1/NMI, IGNNE#, INIT#,

PWRGOOD, SMI#, STPCLK#, TCK, TDI, TMS, TRST#

Section	Page
Quad-Core Intel® Xeon® Processor 5400 Series	1
1 Introduction	9
1.1 Terminology	10
1.2 State of Data	13
1.3 References	13
2 Quad-Core Intel® Xeon® Processor 5400 Series Electrical Specifications	15
2.1 Front Side Bus and GTLREF	15
2.2 Power and Ground Lands	16
2.3 Decoupling Guidelines	16
2.3.1 VCC Decoupling	16
2.3.2 VTT Decoupling	16
2.3.3 Front Side Bus AGTL+ Decoupling	16
2.4 Front Side Bus Clock (BCLK[1:0]) and Processor Clocking	17
2.4.1 Front Side Bus Frequency Select Signals (BSEL[2:0])	17
2.4.2 PLL Power Supply	18
2.5 Voltage Identification (VID)	18
2.6 Reserved, Unused, and Test Signals	21
2.7 Front Side Bus Signal Groups	22
2.8 CMOS Asynchronous and Open Drain Asynchronous Signals	24
2.9 Test Access Port (TAP) Connection	24
2.10 Platform Environmental Control Interface (PECI) DC Specifications	24
2.10.1 DC Characteristics	24
2.10.2 Input Device Hysteresis	25
2.11 Mixing Processors	26
2.12 Absolute Maximum and Minimum Ratings	26
2.13 Processor DC Specifications	27
2.13.1 Flexible Motherboard Guidelines (FMB)	27
2.13.2 VCC Overshoot Specification	38
2.13.3 Die Voltage Validation	39
2.14 AGTL+ FSB Specifications	39
3 Mechanical Specifications	43
3.1 Package Mechanical Drawings	43
3.2 Processor Component Keepout Zones	47
3.3 Package Loading Specifications	47
3.4 Package Handling Guidelines	48
3.5 Package Insertion Specifications	48
3.6 Processor Mass Specifications	48
3.7 Processor Materials	48
3.8 Processor Markings	48
3.9 Processor Land Coordinates	49
4 Land Listing	51
4.1 Quad-Core Intel® Xeon® Processor 5400 Series Pin Assignments	51
4.1.1 Land Listing by Land Name	51
4.1.2 Land Listing by Land Number	61
5 Signal Definitions	71
5.1 Signal Definitions	71
6 Thermal Specifications	79
6.1 Package Thermal Specifications	79
6.1.1 Thermal Specifications	79
6.1.2 Thermal Metrology	90
6.2 Processor Thermal Features	90
6.2.1 Intel® Thermal Monitor Features	90
6.2.2 On-Demand Mode	92
6.2.3 PROCHOT# Signal	93
6.2.4 FORCEPR# Signal	93
6.2.5 THERMTRIP# Signal	94
6.3 Platform Environment Control Interface (PECI)	94
6.3.1 Introduction	94
6.3.2 PECI Specifications	96
7 Features	97
7.1 Power-On Configuration Options	97
7.2 Clock Control and Low Power States	97
7.2.1 Normal State	98
7.2.2 HALT or Extended HALT State	98
7.2.3 Stop-Grant State	100
7.2.4 Extended HALT Snoop or HALT Snoop State, Stop Grant Snoop State	101
7.3 Enhanced Intel SpeedStep® Technology	101
8 Boxed Processor Specifications	103
8.1 Introduction	103
8.2 Mechanical Specifications	105
8.2.1 Boxed Processor Heat Sink Dimensions (CEK)	105
8.2.2 Boxed Processor Heat Sink Weight	113
8.2.3 Boxed Processor Retention Mechanism and Heat Sink Support (CEK)	113
8.3 Electrical Requirements	113
8.3.1 Fan Power Supply (Active CEK)	113
8.3.2 Boxed Processor Cooling Requirements	114
8.4 Boxed Processor Contents	115
9 Debug Tools Specifications	117
9.1 Debug Port System Requirements	117
9.2 Target System Implementation	117
9.2.1 System Implementation	117
9.3 Logic Analyzer Interface (LAI)	117
9.3.1 Mechanical Considerations	118

Intel E5472 Data Sheet - Page 23

FSB Signal Groups Sheet 2 of 2

Page 23 highlights