Intel SC450NX Product Guide - Page 131

Table 30., Port-80 Codes, Initialize manager for PCI Option ROMs

Page 131 highlights

Table 30. Port-80 Codes (continued) Normal Port 80 Codes Beeps Error 0E Initialize I/O 0F Initialize the local bus IDE 10 Initialize Power Management 11 Load alternate registers with initial POST valuesnew 12 Restore processor control word during warm boot 14 Initialize keyboard controller 16 1-2-2-3 BIOS ROM checksum 18 8254 timer initialization 1A 8237 DMA controller initialization 1C Reset Programmable Interrupt Controller 20 1-3-1-1 Test DRAM refresh 22 1-3-1-3 Test 8742 Keyboard Controller 24 Set ES segment register to 4GB 28 1-3-3-1 Autosize DRAM 2A Clear 512K base RAM 2C 1-3-4-1 RAM failure on address line xxxx* 2E 1-3-4-3 RAM failure on data bits xxxx* of low byte of memory bus 30 1-4-1-1 RAM failure on data bits xxxx* of high byte of memory bus 32 Test processor bus-clock frequency 34 Test CMOS 35 RAM Initialize alternate chipset registers 36 Warm start shut down 37 Reinitialize the chipset (MB only) 38 Shadow system BIOS ROM 39 Reinitialize the cache (MB only) 3A Autosize cache 3C Configure advanced chipset registers 3D Load alternate registers with CMOS valuesnew 40 Set Initial processor speed new 42 Initialize interrupt vectors 44 Initialize BIOS interrupts 46 2-1-2-3 Check ROM copyright notice 47 Initialize manager for PCI Option ROMs 48 Check video configuration against CMOS 49 Initialize PCI bus and devices 4A Initialize all video adapters in system 4B Display QuietBoot screen 4C Shadow video BIOS ROM continued 131

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200

131
Table 30.
Port-80 Codes
(continued)
Normal Port
80 Codes
Beeps
Error
0E
Initialize I/O
0F
Initialize the local bus IDE
10
Initialize Power Management
11
Load alternate registers with initial POST valuesnew
12
Restore processor control word during warm boot
14
Initialize keyboard controller
16
1-2-2-3
BIOS ROM checksum
18
8254 timer initialization
1A
8237 DMA controller initialization
1C
Reset Programmable Interrupt Controller
20
1-3-1-1
Test DRAM refresh
22
1-3-1-3
Test 8742 Keyboard Controller
24
Set ES segment register to 4GB
28
1-3-3-1
Autosize DRAM
2A
Clear 512K base RAM
2C
1-3-4-1
RAM failure on address line xxxx*
2E
1-3-4-3
RAM failure on data bits xxxx* of low byte of memory bus
30
1-4-1-1
RAM failure on data bits xxxx* of high byte of memory bus
32
Test processor bus-clock frequency
34
Test CMOS
35
RAM Initialize alternate chipset registers
36
Warm start shut down
37
Reinitialize the chipset (MB only)
38
Shadow system BIOS ROM
39
Reinitialize the cache (MB only)
3A
Autosize cache
3C
Configure advanced chipset registers
3D
Load alternate registers with CMOS valuesnew
40
Set Initial processor speed new
42
Initialize interrupt vectors
44
Initialize BIOS interrupts
46
2-1-2-3
Check ROM copyright notice
47
Initialize manager for PCI Option ROMs
48
Check video configuration against CMOS
49
Initialize PCI bus and devices
4A
Initialize all video adapters in system
4B
Display QuietBoot screen
4C
Shadow video BIOS ROM
continued